## **ECE 3040 Microelectronic Circuits**

Exam 3

April 18, 2002

Dr. W. Alan Doolittle

Print your name clearly and largely: Solutions
Instructions:  Read all the problems carefully and thoroughly before you begin working. You are allowed to use 1 new sheet of notes (1 page front and back), your note sheets from the previous exams as well as a calculator. There are 100 total points in this exam. Observe the point value of each problem and allocate your time accordingly. SHOW ALL WORK AND CIRCLE YOUR FINAL ANSWER WITH THE PROPER UNITS INDICATED. Write legibly. If I cannot read it, it will be considered a wrong answer. Do all work on the paper provided. Turn in all scratch paper, even if it did not lead to an answer. Report any and all ethics violations to the instructor. Good luck!
Sign your name on <b>ONE</b> of the two following cases:
DID NOT observe any ethical violations during this exam:
observed an ethical violation during this exam:

## First 25% Multiple Choice, True/False (Select the most correct answer) 1.) (3-points) The gate current in the MOSFET is a.) Highest under large positive gate bias b.) Highest under large negative gate bias c.) Is determined by the change in fermi level position at the semiconductor-oxide interface Is always zero e.) Is zero except in inversion 2.) (3-points) A depletion mode PMOS transistor has a... a.) ...p-type substrate. ...n-type substrate c.) n-type channel when biased into cutoff (either depletion or accumulation) d.) huge gate current. 3.) (4-points each, 12-points total) For the three transistor cross-sections I, II and III shown below, answer each of the three questions a-c: I. II. III. a.) For $V_{GS} > V_{DS} > 0$ which cross-sectional view (I, II or III) is correct. b.) For 0<V<sub>GS</sub><V<sub>GS</sub>-Vt<V<sub>DS</sub> which cross-sectional view (I, II or III) is correct. c.) For $V_{GS}$ <0 and $V_{DS}$ >0 which cross-sectional view (I, II or III) is correct. .\_ 4.) (4-points) Which energy band diagram corresponds to a PMOS capacitor biased into accumulation. a.) d.) e.) f.) 5.) (3-points) For a Transresistance amplifier designed for maximum gain (circle all that apply): a.) You should have a high input impedance? (b.))You should have a low input impedance? c.) You should have a high output impedance? d.) You should have a low output impedance? e.) The output is a voltage

Second 10% Short Answer:

6.) (10 points) ANMOS transistor at room temperature has an oxide thickness of 1000 angstroms (1 angstrom = 10<sup>-8</sup> cm), determine the doping required to make the transistor begin conducting at 0.75 V. Use the following:

Substrate relative Dielectric Constant,  $\varepsilon_{r\text{-semiconductor}} = K_S = 11.7$ 

Oxide relative Dielectric Constant,  $\varepsilon_{r\text{-oxide}} = K_{ox} = 3.9$ 

Dielectric Constant of free space,  $\epsilon_0$  =8.854e-14 F/cm

Substrate intrinsic concentration, n<sub>i</sub>=1e10 cm<sup>-3</sup>

Also recall that the total dielectric constant of the semiconductor is:  $\varepsilon_s = \varepsilon_{r\text{-semiconductor}} \varepsilon_0$  while the total dielectric constant for the oxide is:  $\varepsilon_{ox} = \varepsilon_{r\text{-oxide}} \varepsilon_0$ 

$$Cox = \frac{E_{ox}}{X_{ox}} = \frac{3.9(8.854e-14)}{F(em)} = \frac{1000}{9} \ln \left( \frac{N_A}{h_i} \right)$$

$$= 3.45 e-8 F/cm^2$$

$$V_{T} = 2 \mathcal{Q}_{F} + \frac{\epsilon_{s;}}{C_{ox}} \sqrt{\frac{2qNA}{\epsilon_{s}}(2\mathcal{Q}_{F})}$$


$$0.75 = 2 GF + \frac{11.7(8.854e-14) F/cn}{3.45e-8 F/cm^2} \sqrt{\frac{2(1.6e-9c) NA(2) GF}{(11.7)(8.854e-14) F/cm}}$$


VT	$\phi_{i}=$	] NA
1.003	0.298	1e15
0,592	0.239	1014
0.839	0,280	5e14
0,716	0.262	2.50 14
0.745	0,267	3014
0,750	0.268	3,1814

NA ~ 3,1014 cm-3

## Problems (3<sup>rd</sup> 20%)

- 7.) You may assume that the **Op-Amps are ideal**.
  - a.) (15-points) Determine an equation relating the output voltage, Vout in terms of the three input voltages, Vin1, Vin2, Vin3.
    b.) (5-points) Determine the input impedance seen by the source Vin3.





$$\sqrt{\delta u + 2} = \sqrt{\frac{3}{5}} \left( 10 \right) + \sqrt{\frac{2}{5}} \left( 10 \right) - \sqrt{\frac{2}{5}} q$$


$$\sqrt{\delta u + 2} = 6 \sqrt{\frac{3}{5}} + 4 \sqrt{\frac{2}{5}} - 9 \sqrt{\frac{2}{5}}$$

Method 1:

Method 1: Since the virtual ground assures  $N_0 = 0$ ,  $Rin_3 = R_3$ Method 2:  $N_{0u+} + lin_3(R_F + R_3) = Vin_3$  $+ N_{0u+} = -\frac{R_F}{R_3} Vin_3$   $- Vin_3 \frac{R_F}{R_3} + (R_F + R_3) In_3 = Vin_3$   $N_{in_3} \left(1 + \frac{R_F}{R_3}\right) = In_3 \left(R_F + R_3\right)$   $R_{in_3} = \frac{Vin_3}{lin_3} = \frac{R_3}{R_F + R_3} \left(R_F + R_3\right)$   $R_{in_3} = \frac{Vin_3}{lin_3} = \frac{R_3}{R_F + R_3} \left(R_F + R_3\right)$  Pulling all the concepts together for a useful purpose: (4<sup>th</sup> portion)

8.) (45-points) Given the following circuit, what is the AC voltage gain, Vout/VinAC? You may assume all capacitors have infinite capacitance and are thus, AC shorts. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances. Grading will be based as such: 20 points for DC solution ( $V_{GS}$ ,  $V_{DS}$  along with  $I_{DS}$  for both transistors), 5 points for the conversion to the small signal model and 20 points for the small signal analysis.

Hint: Assume and then verify that both transistors are saturated. If M2 is saturated, identify it's functionality (i.e. what is M2 being used for) in the DC circuit. Do not panic! Performing this identification will make the AC solution easier but is not necessary to get the correct answer.



Use the following parameters:

$$> K_n' = 20 \text{ uA/V}^2$$
  $V_T = -1.0 \text{V}$   $\lambda = 0.0 \text{ V}^{-1}$ 

$$\lambda$$
=0.0 V<sup>-1</sup> Length (L)=1 um Width (W)=100 um

For NMOS Enhancement Transistors:

$$^{2}$$
K<sub>n</sub>'=20 uA/V<sup>2</sup>  $V_{T}$ =1.0V  $\lambda$ =0.0 V<sup>-1</sup> Length (L)=1

For PMOS Depletion Transistors:

$$K_p'=40 \text{ uA/V}^2$$
  $V_T=+3.0 \text{V}$   $\lambda=0.1 \text{ V}^{-1}$  Length (L)=10 um Width (W)=10 um

For PMOS Enhancement Transistors:

$$K_p$$
'=40 uA/V<sup>2</sup>  $V_T$ =-3.0V  $\lambda$ =0.1 V<sup>-1</sup> Length (L)=10 um Width (W)=10 um

OC Solution:

No Solution:

M1 = NMOS Enhancemen + 
$$\lambda = 0$$
,  $K_n = \lambda 0e^{-6}$ ,  $V_{TN^{-1}}$ 


M2 = NMOS Depletion  $\lambda = 0$ ,  $K_n = \lambda 0e^{-6}$ ,  $V_{TN^{-1}}$ 

M2 = NMOS Depletion  $\lambda = 0$ ,  $K_n = \lambda 0e^{-6}$ ,  $V_{TN^{-1}}$ 


M3 = NMOS Depletion  $\lambda = 0$ ,  $K_n = \lambda 0e^{-6}$ ,  $V_{TN^{-1}}$ 

M4 =  $V_{03} > V_{05} = V_{05}$ 

$$V_{03} = \overline{V_{03}} = \overline{V_{03}} = \overline{V_{04}} = \overline{V$$



Bonus: (10-points - Absolutely no partial credit) Determine an expression for and sketch the frequency transfer voltage gain, Vo/Vi.



By superposition,  

$$Nout = \frac{R}{R + \frac{1}{Cs}} \left(1 + \frac{R_1}{R_1}\right) N_{in} - \frac{R_1}{R_1} N_{in}$$

$$Voltage divider$$
on t input
$$\frac{Nout}{N_{in}} = \frac{2R(s)}{1 + R(s)} - 1$$

$$= \frac{2R(s - (R(s+1))}{1 + R(s)}$$

$$\frac{Nout}{N_{in}} = \frac{R(s-1)}{R(s+1)} V/V$$