

# ECE 3040 Microelectronic Circuits

*Exam 3*

*April 19, 2012*

*Dr. W. Alan Doolittle*

*18 minutes*

Print your name clearly and largely:

*Solutions*

---

**Instructions:**

**DO NOT TAKE APART ANY PAGES OF THIS EXAM AND SHOW ALL WORK ON THE PROVIDED PAGES.** Read all the problems carefully and thoroughly before you begin working. You are allowed to use 1 new sheet of notes (1 page front and back), your two note sheets from the previous exams as well as a calculator. There are 100 total points in this exam. Observe the point value of each problem and allocate your time accordingly. **SHOW ALL WORK AND CIRCLE YOUR FINAL ANSWER WITH THE PROPER UNITS INDICATED.** Write legibly. If I cannot read it, it will be considered a wrong answer. Do all work on the paper provided. Turn in all scratch paper, even if it did not lead to an answer. Report any and all ethics violations to the instructor. Good luck!

Sign your name on **ONE** of the two following cases:

---

I DID NOT observe any ethical violations during this exam:


---

I observed an ethical violation during this exam:

**First 30% Multiple Choice and True/False (Select the most correct answer)**

- 1.) (3-points total)  True ~~False~~ A n-type MOS Capacitor with a large positive gate voltage and the body grounded would be biased into accumulation.
- 2.) (3-points)  True ~~False~~ Negative feedback can cause an opamp to oscillate and so is never used in an amplifier.
- 3.) (3-points)  True ~~False~~ The MOSFET channel length can vary with the DC bias across  $V_{DS}$  and leads to a non-flat saturation drain current and to the existence of  $r_o$  in the small signal model.
- 4.) (3-points)  True ~~False~~ In the PMOSFET the body is n-type if it is an enhancement mode mosfet and p-type if it is a depletion mode mosfet.
- 5.) (3-points)  True ~~False~~ If the source resistance is large, a well-designed voltage amplifier should have a very high input resistance.
- 6.) (3-points)  True ~~False~~ Negative feedback can decrease the input resistance of an amplifier.
- 7.) (3-points)  True ~~False~~ By changing the width from 100  $\mu\text{m}$  to 10  $\mu\text{m}$  and the length from 10  $\mu\text{m}$  to 100  $\mu\text{m}$  changes the drain current (everything else the same) by a factor of 100.
- 8.) (3-points)  True ~~False~~ NMOS depletion mode transistors have a positive threshold voltage.
- 9.) (3-points)  True ~~False~~ Dr. Doolittle is very kind for throwing in a free 3 point question.
- 10.) (3-points)  True ~~False~~ The first thing I will buy with my engineering paycheck is a new car.

11.)(20-points) The opamps used in the circuit below can be considered ideal except U1 (and only U1) has an open loop gain of only 100 volts/volt. Determine the closed loop gain.



$$A_{\text{closed loop}} = \frac{A_{\text{open}}}{(1 + \beta A_{\text{open}})}$$


$$\beta = \left(1 + \frac{1k}{1k}\right) \left(\frac{1k}{1k + 100k}\right)$$

$$= \frac{2}{101}$$

$$= \frac{100}{1 + \left(\frac{2}{101}\right)100} = 33,55 \text{ V/V}$$

$$A_{\text{closed loop}} = 33,55 \text{ V/V}$$

11.) (20-points) The opamps used in the circuit below can be considered ideal except U1 (and only U1) has an open loop gain of only 100 volts/volt. Determine the closed loop gain.



Alternate Solution

$$\begin{aligned} &\rightarrow V_{out} = (V_{in} - V_-) 100 \\ &\begin{cases} 1) V_{out2} = V_{out} \left(1 + \frac{R_7}{R_6}\right) = 2 V_{out} \\ 2) V_- = V_{out2} \left(\frac{R_4}{R_4 + R_3}\right) = V_{out} \left(\frac{1}{101}\right) \\ 3) V_- = \left(\frac{2}{101}\right) V_{out} \end{cases} \\ &\rightarrow V_{out} = \left(V_{in} - \frac{2}{101} V_{out}\right) 100 \\ &V_{out} \left(1 + \frac{200}{101}\right) = 100 V_{in} \end{aligned}$$


$$\frac{V_{out}}{V_{in}} = \frac{100}{1 + \left(\frac{200}{101}\right)} = \frac{100}{1 + \left(\frac{2}{101}\right) 100} = \frac{A_{open}}{1 + \beta A_{open}}$$

$$\boxed{\frac{V_{out}}{V_{in}} = 33,55 \text{ V/V}}$$

Pulling all the concepts together for a useful purpose:

**10) (50-points)** Given the following amplifier circuit, (a) Identify the configuration of the stage (common \_\_\_\_). (b) What is the AC voltage gain,  $v_{out}/v_{in}$ ? You may assume all capacitors have infinite capacitance and all inductors have infinite inductance. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances.

Grading will be based as such: part a=5 points, part b=18 points for DC solution (gate, source and drain voltages along with drain currents), 12 points for the conversion to the small signal model and 15 points for small signal analysis. **SHOW ALL WORK TO GET CREDIT!!!!**



Use the following parameters (note that  $K$ ,  $V_T$  and  $\lambda$  vary with transistor type):

$M_1$  { For NMOS Depletion Transistors:  
 $K_n' = 1 \text{ uA/V}^2$     $V_T = -1.0\text{V}$     $\lambda = 0.1 \text{ V}^{-1}$    Length (L)=1 um   Width (W)=100 um

$M_2$  { For NMOS Enhancement Transistors:  
 $K_n' = 50 \text{ uA/V}^2$     $V_T = +1.0\text{V}$     $\lambda = 0.0 \text{ V}^{-1}$    Length (L)=10 um   Width (W)=100 um

For PMOS Depletion Transistors:  
 $K_p' = 40 \text{ uA/V}^2$     $V_T = +3.0\text{V}$     $\lambda = 0.0 \text{ V}^{-1}$    Length (L)=10 um   Width (W)=10 um

For PMOS Enhancement Transistors:  
 $K_p' = 30 \text{ uA/V}^2$     $V_T = -1.75\text{V}$     $\lambda = 0.1 \text{ V}^{-1}$    Length (L)=10 um   Width (W)=10 um

Extra work can be done here, but clearly indicate with problem you are solving.

M1:

$$I_{D1} = (6.25 \times 10^{-5}) = \frac{1}{2} \left( \frac{\mu}{L} \right) (K_n') (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$= \frac{1}{2} (1 \times 10^{-6}) (100) (0 - (-1))^2 (1 + 0.1 V_{DS})$$

↑  
shorted at DC by L1


$$V_{DS} = 2.5V$$

$$V_{GS} = 0V$$

$$I_{D1} = 6.25 \times 10^{-5} A$$

$V_{GS} = 0 > V_T = -1$ ;  $V_{DS} = 2.5V > (V_{GS} - V_T) = 0 - (-1) = 1$  ← saturation confirmed

M2:



$$V_{GS} = V_G - V_S = 2.5 - (-5 + I_D R_3)$$

$$V_{GS} = 7.5 - I_D R_3$$

$$-5 + I_D R_3 + V_{DS} + I_D R_2 = 5$$

$$V_{DS} = 10 - I_D (R_2 + R_3)$$

$$I_D = \frac{1}{2} \left( \frac{\mu}{L} \right) (K_n') (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$I_D (-I_D) = 250 \times 10^{-6} (6.5 - I_D R_3)^2 (-I_D)$$

$$0 = 250 \times 10^{-6} (42.25 - 13 R_3 I_D + I_D^2 R_3^2) - I_D$$

$$0 = 0.0105625 - 72.5 I_D + 121,000 I_D^2$$

|                |                   |             |
|----------------|-------------------|-------------|
| $I_D =$        | 349 $\mu A$       | 250 $\mu A$ |
| $V_{GS}$       | <del>0.818V</del> | 2V          |
| $V_{DS}$       |                   | 3.125V      |
| $V_{GS} - V_T$ |                   | 1V          |

→ transistor not turned on!

$V_{GS} > V_T$  ✓


$V_{DS} = 3.125 > V_{GS} - V_T = 1V$

Assumption verified ✓

Extra work can be done here, but clearly indicate with problem you are solving.

$$g_{m1} = \frac{I_D}{\frac{V_{GS} - V_T}{2}} = 125 \mu A/V \quad g_{m2} = 500 \mu A/V$$

$$r_{o1} \approx \frac{I_{D1}}{\lambda + V_{DS}} \approx 200,000 \Omega \quad r_{o2} = \infty$$



$$1) \quad v_{ss1} = v_{in} \frac{R_1}{R_1 + R_{source}} = 0.5 v_{in} \Rightarrow \frac{v_{gs1}}{v_{in}} = 0.5 \quad \text{①}$$

$$2) \quad v_{g2} = -g_{m1} v_{gs1} r_{o1}$$

$$3) \quad v_{g2} = v_{ss2} + g_{m2} v_{gs2} R_3$$

$$4) \quad v_{out} = g_{m2} v_{ss2} R_3 \Rightarrow \frac{v_{out}}{v_{ss2}} = g_{m2} R_3 = 11 \quad \text{③}$$

$$v_{ss1} (-g_{m1} r_{o1}) = v_{ss2} (1 + g_{m2} R_3)$$

$$\frac{v_{ss2}}{v_{ss1}} = \left( \frac{-g_{m1} r_{o1}}{1 + g_{m2} R_3} \right) = \left( \frac{-(125 \mu A/V) 200k}{1 + 500 \mu A/V (22k)} \right) = -2.08\bar{3} \quad \text{②}$$

$$A_v = \left( \frac{v_{ss1}}{v_{in}} \right) \left( \frac{v_{ss2}}{v_{ss1}} \right) \left( \frac{v_{out}}{v_{ss2}} \right) = (0.5) (-2.08\bar{3}) (11) \quad \text{①} \quad \text{②} \quad \text{③}$$

$$A_v = -11.458 \quad \text{v/v}$$