A Framework for Automatic Generation of Configuration Files for a Custom Hardware/Software RTOS

> Jaehwan Lee* Kyeong Keol Ryu* Vincent J. Mooney III+ {jaehwan, kkryu, mooney}@ece.gatech.edu http://codesign.ece.gatech.edu

⁺Assistant Professor, *School of Electrical and Computer Engineering ⁺Adjunct Assistant Professor, College of Computing Georgia Institute of Technology

HW/SW RTOS Project of the HW/SW Codesign Group at GT

26 June 2002 at ERSA

Outline

- Introduction
- Goals
- Motivation
- Methodology
- Experimental Results
- Conclusion

Introduction

- Specify custom HW/SW RTOS in a graphical user interface (GUI)
- Generate configuration files used to make a custom RTOS
 - A custom RTOS may contain HW (as well as SW) components
- Compile both hardware and software with an application
- Simulate the system to evaluate the result





- To help the user examine which configuration is most suitable for the user's specific applications
- To help the user explore the RTOS design space after chip fabrication as well as before chip fabrication
- To help the user examine different system-on-achip (SoC) architectures subject to a custom RTOS

Motivation (1/5)

- HW/SW RTOS partitioning approach
- Three previous innovations in HW/SW RTOS components
 - SoCLC: System-on-a-Chip Lock Cache
 - SoCDMMU: System-on-a-Chip Dynamic Memory Management Unit
 - SoCDDU: System-on-a-Chip Deadlock Detection Unit

Motivation (2/5)

- System-on-a-Chip Lock Cache
 - A hardware mechanism that resolves the critical section (CS) interactions among PEs
 - Lock variables are moved into a separate "lock cache" outside of the memory
 - Improving the performance criteria in terms of lock latency, lock delay and bandwidth consumption



HW/SW RTOS Project

June 2002 at ERSA

Motivation (3/5)

- SoCDMMU: System-on-a-Chip Dynamic Memory Management Unit
 - Provides fast, deterministic and yet dynamic memory management of a global on-chip memory
 - Achieves flexible, efficient memory utilization
 - Provides APIs for applications

| Analo | NW Interface | | | |
|-------------------|------------------|--|--|--|
| DSP1 | DSP2 L1 Cache | | | |
| RISC1 L1 Cache | DMMU RISC2 | | | |
| Global Memory | | | | |
| | | | | |



Motivation (4/5)

SoCDDU: System-on-a-Chip Deadlock Detection Unit

• Performs a novel parallel hardware deadlock detection based on implementing deadlock searches on the resource allocation matrix in hardware

 Provides a very fast deadlock detection at run-time with dedicated hardware performing simple bit-wise boolean operations

 Reduces deadlock detection time by 99% as compared to software

 Requires at most O(2*min(m,n)) iterations as opposed to O(m*n) required by all previously reported (sequential) software algorithms

Motivation (5/5)

Constraints about using three previous innovations

- Perhaps not enough chip space for all three of them
- All of them may not be necessary

⇒ Our framework

 Enables automatic generation of different mixes of the three previous innovations for different versions of a HW/SW RTOS

 Can be generalized to instantiate additional HW or SW RTOS components

Methodology (1/2)

- Translates the user choices into a custom RTOS
 - Given the IP library of processors and HW/SW RTOS components
- Generates configuration files to glue together a custom RTOS executable in the Seamless Co-Verification Environment from Mentor Graphics
 - Makefile and User.h for SW link
 - Verilog header file for HW glue



Methodology (2/2)

 Explores the HW/SW RTOS design space defined by the available HW/SW RTOS components easily



Our RTOS and Possible Target SoC



- A multiprocessor System-on-a-Chip (Base architecture)
- A multiprocessor RTOS
- Application(s) running on the SoC using the RTOS APIs

Our RTOS in Detail

Atalanta software RTOS

- A multiprocessor SoC RTOS
 - The RTOS and device drivers are loaded into the L2 cache memory
- All Processing Elements (PEs)
 - share the kernel code and data structures

 Hardware RTOS components are downloaded into the reconfigurable logic



Selectable RTOS IP components

- Software (Atalanta RTOS)
 - Inter-Process Communication (IPC) components
 - (semaphore, queue, event, mailbox, etc)
 - CPU schedulers (priority, round-robin)
 - Memory management module (gmm)
 - Deadlock detection module (ddm)
- Hardware
 - SoC Lock Cache for fast IPC (SoCLC)
 - Dynamic Memory Management Unit (SoCDMMU)
 - Deadlock Detection Unit (SoCDDU)

Implementation (1/8)



Implementation (2/8)

with Example Use of GUI Tool

The user

- Selects
 - Deadlock detection SW module
 - Semaphores for synchronization
 - SoCLC for critical section
- Clicks Generate button

The tool

- Generates
 - Makefile & User.h
 - Verilog header file

| K 🗏 Custom Hardware/Software RTOS Generation | | | | | |
|--|---------------------------|------------|------------|--|--|
| A Framework for Automatic Generation of Configuration Files for a Custom Hardware/Software RTOS | | | | | |
| | | | | | |
| PE selection | PE selection Micellaneous | | | | |
| PE1: PowerPC | Number of cpus: | 4 | | | |
| PE2: PowerPC | Number of tasks: | 4 | | | |
| PE3: PowerPC | Task stack size: | 4096 | | | |
| PE4: PowerPC | | | | | |
| | | | | | |
| | | | | | |
| Specialized Software Comp | onents Hardware Comp | onents IP | C methods | | |
| Deadlock Detection | SoCDDU | F 2 | Semaphore | | |
| 🔲 Memory Management | 🔄 SoCDMMU | | Event | | |
| | Soctc | | MailBox | | |
| | | | Queue | | |
| | | | Mutual | | |
| | | | Allocation | | |
| | | | | | |
| | | | | | |
| Exit | Help | Gene | rate | | |

Implementation (3/8)

1) Software module linking method

- Command-line object inclusion method (well-known)
- Used for the same function but different implementations
- Implemented in Makefile
- Used for linking the deadlock detection SW module in the example



June 2002 at ERSA



Implementation (5/8)

2) Inter-process communication module linking method

- Library function linking method (common)
- Implemented in User.h
- Used for the semaphore function in the example

| K - Custor | Custom Hardware/Software RTOS Generation | | | | | | |
|--------------------------------|--|-------------------------------------|---|---|---------|---|--------|
| | A Framework for Automatic Generation of Configuration Files for a Custom Hardware/Software RTOS | | | | | | |
| | | | | | | | |
| | P | E selection | | Micellane | ous | | |
| | PE1: | PowerPC - | N | lumber of cpus: | 4 | | |
| | PE2: | PowerPC - | N | lumber of tasks: | 4 | | |
| | PE3: | PowerPC - | Т | ask stack size: | 4096 | _ | |
| | PE4: | PowerPC - | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| Specialize | d Soft | ware Component | s | Hardware Comp | onents | IPC methods | |
| Specialize | d Soft ck Deta | ware Component ection | s | Hardware Comp | oonents | IPC methods | 3 P |
| Specialize Deadloo Memor | ed Softe ck Dete y Mana | ware Component ection gement | s | Hardware Comp _ SoCDDU _ SoCDMMU | onents | IPC methods Semaphore Event | 8 |
| Specialize Deadloo Memor | nd Soft ck Deta y Mana | ware Component ection ugement | S | Hardware Comp SoCDDU SoCDMMU SoCDMMU | onents | IPC methods Semaphore Event MailBox | 8 |
| Specialize | ed Soft ck Deta y Mana | ware Component ection gement | s | Hardware Comp SoCDDU SoCDMMU SoCLC | oonents | IPC methods Semaphor Event MailBox Queue | B |
| Specialize | ed Soft ck Deta y Mana | ware Component action gement | S | Hardware Comp SoCDDU SoCDMMU SoCDMMU | oonents | IPC methods Semaphore Event MailBox Queue Mutual | 8 |
| Specialize | nd Soft ck Dete y Mana | ware Component action Igement | 5 | Hardware Comp SoCDDU SoCDMMU SoCDMMU | onents | IPC methods Semaphore Event MailBox Queue Mutual Allocation | 8 |
| Specialize | ed Soft ck Deta y Mana | ware Component action gement | S | Hardware Comp SoCDDU SoCDMMU SoCLC | onents | IPC methods Semaphore Event MailBox Gueue Mutual Allocation | 8 |
| Specialize | nd Soft ck Deta y Mana | ware Component action gement | S | Hardware Comp SoCDDU SoCDMMU | onents | IPC methods Semaphon Event Maillox Queue Mutual Allocation | 8 |

Implementation (6/8)

2) IPC module linking method (cont'd)



June 2002 at ERSA

Implementation (7/8)

3) HW RTOS component integration method

- Novel HW integration method
- Construct a Verilog header file
- Integrate user-selected HW RTOS components into the Base architecture
- Start with an SoCLC architecture description (an example with SoCLC)



Implementation (8/8)

Verilog header file generation example



Experimental Setup

Five custom RTOSes

- With semaphores and spin-locks, no HW components in the RTOS
- With SoCLC, no SW IPCs
- With deadlock detection software, no HW RTOS components
- With SoCDDU, no SW IPCs
- With SoCLC and SoCDDU
- Each with the Base architecture
- Each with application(s)
- Each executable in Seamless CVE
 - 4 MPC750 processors
 - Reconfigurable logic
 - Single bus

June 2002 at ERSA



Experimental Results (1/4)

Example 1: Database transaction application [1]



[1] M. A. Olson, "Selecting and implementing an embedded database system," *IEEE Computer*, pp.27-34, September 2000.

June 2002 at ERSA

Experimental Results (2/4)

Comparison with database application example [2]

- RTOS1 with semaphores and spin-locks
- RTOS2 with SoCLC, no SW semaphores or spin-locks

| (clock cycles) | * Without SoCLC | With SoCLC | Speedup |
|----------------|-----------------|------------|---------|
| Lock Latency | 1200 | 908 | 1.32x |
| Lock Delay | 47264 | 23590 | 2.00x |
| Execution Time | 36.9M | 29M | 1.27x |

* Semaphores for long critical sections (CSes) and spin-locks for short CSes are used instead of SoCLC.

[2] B. S. Akgul, J. Lee and V. Mooney, "System-on-a-chip processor synchronization hardware unit with task preemption support," *CASES '01*, pp.149-157, November 2001.

June 2002 at ERSA

Experimental Results (3/4)

Example 2: Interactions between multiple processors and resources [3]



[3] S. Morgan, "Jini to the rescue," *IEEE Spectrum*, 37(4), pp 44-49, April 2000. June 2002 at ERSA 26 *HW/SW RTOS Project*

Experimental Results (4/4)

Comparison with deadlock detection example [4]

- RTOS3 with a software deadlock detection module, no HW RTOS
- RTOS4 with SoCDDU

| Method of Deadlock Detection | Software Algorithm | SoCDDU | Speedup |
|---|-----------------------|--------|---------|
| Detection Time ∆ (clock cycles) | 16928 | 2 | 8463x |
| Execution time up to deadlock detection | 61131 | 44205 | 1.38x |

[4] P. H. Shiu, Y. Tan and V. Mooney, "A novel parallel deadlock detection algorithm and architecture," *CODES '01*, pp.30-36, April 2001.

Hardware Area

| Total area in | SoCL (For 64 short 0 64 long CS | -C CS locks + locks) | SoCDDU (For 5 Processors x 5 Resources) |
|-------------------|--|-----------------------------------|--|
| Semi-custom VLSI | 7435 gates using standard ce | ΓSMC 0.25μm Il library | 364 gates using AMI 0.3µm standard cell library |
| Xilinx | # Seq. logic | 532 | 10 |
| XC4000E 4003EPC84 | # Other gates | 9036 | 559 |

Conclusion

- A framework for automatic generation of configuration files for a custom HW/SW RTOS
- A novel HW header file generation methodology
- Experimental results showing
 - the configured systems are correct
- A framework used to explore the RTOS design space.
- Future work
 - support for heterogeneous processors
 - support for multiple bus systems/structures

June 2002 at ERSA