

Interconnect Delay Aware RTL Verilog Bus Architecture Generation for an SoC

Kyeong Ryu, Alexandru Talpasanu, Vincent Mooney and Jeffrey Davis School of Electrical and Computer Engineering Georgia Institute of Technology

August 2004



Outline



- Introduction
- Interconnect Delay Estimation
- Interconnect Aware Module Generation
- BusSynth Overview
- Application Example
- Conclusion





Introduction

- A methodology to generate a custom bus architecture using accurate estimations of interconnect delay
 - Easy and quick design of an SoC bus system
 - Fast design space exploration across performance influencing factors
 - Development of a bus synthesis tool (BusSynth)
 - Register-transfer level HDL output based on user options and interconnect delay







GeorgialInsti of Technolog

- Shin *et al.* ('04), "Fast Exploration of Parameterized Bus Architecture for Communication-Centric SoC Design" [5]
 - A single type of bus topology
- Thepayasuwan *et al.* ('04), "Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip" [6]
 - A single type of bus topology
- BusSynth
 - A variety of bus types including multiple and heterogeneous type
 - Interconnect delay aware bus generation







Interconnect Length Estimation



(a) Estimated Floorplan

	SRAM Memory		
	Length [cm]	Delay [ns]	
Processing Element 1	0.2521	0.2848	
Processing Element 2	0.6143	0.5727	
Processing Element 3	1.2753	2.2882	
Processing Element 4	1.9363	3.0472	

** TSMC 0.25 µm Design Rules

(b) Interconnect length estimation





Interconnect Model Parameters



Ca = MOSIS fringe capacitance

substrate



Accurate Interconnect Delay Estimation







Note BAN: Bus Access Node, PE: Processing Element, CBI: CPU Bus Interface MBI: Memory Bus Interface



Memory Bus Interface (MBI) Module Generation 1

- One of effects of interconnect delay insertion in an SoC: memory access cycle
- Memory controller to adapt delay clocks due to interconnect delay





Memory Bus Interface (MBI) Module Generation 2

	Estimated bus delay between a PE and SRAM [ns]	Delay in a read operation [ns]	SRAM (2Mbyte) access time [ns]	Total delay in a read operation [ns]
PE 1	0.2848	0.5696	8.00	8.5696
PE 2	0.5727	1.1454	8.00	9.1454
PE 3	2.2882	4.5764	8.00	12.5764
PE 4	3.0472	6.0944	8.00	14.0944

Note: the access time of a shared SRAM (2Mbytes) is estimated by CACTI 3.0

(a) Estimated total delay of paths between each PE and a shared memory

	Number of clock delays in each PE for a read operation [clock]				
	100 MHz (10.00ns)200 MHz (5.00ns)300 MHz (3.33ns)system clocksystem clocksystem clock				
PE 1	1 (0.8570)	2 (1.7139)	3 (2.57345)		
PE 2	1 (0.9145)	2 (1.8291)	3 (2.74636)		
PE 3	2 (1.2576)	3 (2.5153)	4 (3.77669)		
PE 4	2 (1.4094)	3 (2.8189)	5 (4.23255)		

(b) Number of clock delays in data paths





Reference*: K. Ryu and V. Mooney, "Automated Bus Generation for Multiprocessor SoC Design," *Design, Automation and Test in Europe* (DATE'03), pp. 282-287, March 2003.





Application Example

- Orthogonal Frequency Division Multiplexing (OFDM) Transmitter, a wireless algorithm
- Function assignment and their processing

Function Group and BAN	Functions in an OFDM transmitter	ı
E (B AN1)	<i>Initialization (channel parameters)*</i> <i>Train pulse and symbol generations*</i> Data generation and symbol mapping Bit reverse for inverse FFT	
F (B AN2)	Inverse FFT	
G (B AN3)	Normalizing inverse FFT	
H (B AN4)	Normalization Insertion of guard signal Data output	



*Italicized functions are executed once at first

(a) Function group in OFDM transmitter

(b) Pipelined parallel processing



Note: VCS and Design Compiler from Synopsys, Seamless CVE and Xray from Mentor Graphics and GCC from GNU



Three Configurations of GGBA for Performance Comparison

- GGBA I - (NO WIRE MODEL)

GGBA I is a GGBA system with no regard to interconnect delay on the bus

- GGBA II - (ACCURATE WIRE MODEL)

GGBA II is a GGBA system that works with different estimated interconnect delays on the shared bus

- GGBA III - (WORST-CASE WIRE MODEL)

GGBA III is a GGBA system that operates with a maximum estimated delay on all connections between PEs and a shared memory



Memory Bus Interface (MBI) Module Generation 2

	Estimated bus delay between a PE and SRAM [ns]	Delay in a read operation [ns]	SRAM (2Mbyte) access time [ns]	Total delay in a read operation [ns]
PE 1	0.2848	0.5696	8.00	8.5696
PE 2	0.5727	1.1454	8.00	9.1454
PE 3	2.2882	4.5764	8.00	12.5764
PE 4	3.0472	6.0944	8.00	14.0944

Note: the access time of a shared SRAM (2Mbytes) is estimated by CACTI 3.0

(a) Estimated total delay of paths between each PE and a shared memory

	Number of clock delays in each PE for a read operation [clock]				
	100 MHz (10.00ns)200 MHz (5.00ns)300 MHz (3.33ns)system clocksystem clocksystem clock				
PE 1	1 (0.8570)	2 (1.7139)	3 (2.57345)		
PE 2	1 (0.9145)	2 (1.8291)	3 (2.74636)		
PE 3	2 (1.2576)	3 (2.5153)	4 (3.77669)		
PE 4	2 (1.4094)	3 (2.8189)	5 (4.23255)		

(b) Number of clock delays in data paths



Comparison Results

GGBA System	Execution Time [ns/packet]	Comparison II [decrease in execution time]
1. GGBA I (no interconnect delay)	1,218,455	-
2. GGBA II (2, 2, 3 and 4 clock delays in each data path from PE 1 to PE 4, and extra 1 clock delay for all)	2,057,487	35.3%
3. GGBA III (4 clock delays and extra 1 clock delay in all data paths)	3,180,220	Baseline

(a) 300 MHz Bus Clock



Comparison Results



GGBA System	Execution Time [ns/packet]	Comparison II [decrease in execution time]
1. GGBA I (no interconnect delay)	1,218,455	-
 GGBA II (2, 2, 3 and 4 clock delays in each data path from PE 1 to PE 4, and extra 1 clock delay for all) 	2,057,487	35.3%
 GGBA III (4 clock delays and extra 1 clock delay in all data paths) 	3,180,220	Baseline

(a) 300 MHz Bus Clock

GGBA System	Execution Time [ns/packet]	Comparison II [decrease in execution time]
1. GGBA I (no interconnect delay)	1,825,751	-
2. GGBA II (1, 1, 2 and 2 clock delays in each data path from PE 1 to PE 4, and extra 1 clock delay for all)	2,323,670	27.4%
 GGBA III (2 clock delays and extra 1 clock delay in all data paths) 	3,198,620	Baseline

(b) 200 MHz Bus Clock

GGBA System	Execution Time [ns/packet]	Comparison II [decrease in execution time]
1. GGBA I (no interconnect delay)	3,644,003	-
2. GGBA II (1 and 1 clock delays in each data path from PE 3 to PE 4, and extra 1 clock delay for all)	3,862,686	10.1%
3. GGBA III (1 clock delays and extra 1 clock delay in all data paths)	4,297,056	Baseline

(c) 100 MHz Bus Clock





Conclusion

- Interconnect delay is a major concern as feature size is scaled down
- Interconnect delay estimation from floorplan
- Memory Bus Interface (MBI) module and Bus System generation
- Performance improvement due to interconnect delay aware design
- In an OFDM transmitter example, 35.3% reduction in execution time against GGBA III





Any Questions ?