Sleepy Keeper : a New Approach to Low-Leakage Power VLSI Design

Se Hun Kim and Vincent J. Mooney III

Center for Research on Embedded Systems and Technology School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, Georgia, U.S.A

October 2006

© Vincent J. Mooney III, 2006

Outline

- Introduction
- Related work
- Sleepy Keeper
- Experimental Methodology
- Experimental Results
- Conclusion

Background

- Technology Trend
 - High density \rightarrow Transistor size scaling down
 - High performance \rightarrow V_{th} scaling down

➔ Increase of leakage power

- Increase of portable device (e.g., Cell phone, PDA)
- Power Consumption = Dynamic + Static
- Static Power Consumption (Leakage Power) became a significant issue

Leakage Power

- Gate-oxide leakage
 - Gate tunneling due to thin oxide
- Subthreshold leakage
 - Scaling down of V_{th}
 - Short-channel effect
 - Our research focus



Outline

- Introduction
- Previous work
- Sleepy Keeper
- Experimental Methodology.
- Experimental Results
- Conclusion

Previous Work

- Sleep
- ZigZag
- Stack
- Sleepy-Stack
- Leakage Feedback

Approaches : Sleep

- Source gating
- State destructive
 Floating output
- Additional routing
- Dual V_{th} applicable







Favored input vector

 \rightarrow Reduced wake-up overhead than sleep approach

- State destructive
- Dual V_{th}
 applicable



Approaches : Stack

- Duplicated transistors
 Induce reverse bias in cutoff
- State-Saving
- Delay penalty greater gate capacitance

greater resistance



Approaches : Sleepy-Stack

- Combination of Sleep and Stack Source gating, Stack effect
- State-saving
- Ultra-low leakage
- Area penalty



Approaches : Leakage Feedback

- Based on Sleep approach
- State-saving
- Leakage in inverter
- Area penalty



Outline

- Introduction
- Previous work
- Sleepy Keeper
- Experimental Methodology
- Experimental Results
- Conclusion

Motivation of Sleepy Keeper

- Ultra low leakage with dual V_{th}
- State-saving
- Less area penalty and faster than sleepy stack approach

Sleepy Keeper Structure



- Add sleep transistors
- Add two transistors driven by output NMOS to Pull-up Network, PMOS to Pull-down Network

Sleepy Keeper Operation



- During active mode, sleep transistors are on
 - \rightarrow reducing delay
- During sleep mode, sleep transistors are off
 - \rightarrow saving state
- Can apply dual V_{th}

© Vincent J. Mooney III, 2006

Sleepy Keeper Operation

- Assumptions
 - Small delay between active mode and sleep mode
- Keeper transistors
 - keeper transistors are not for switching
 - \rightarrow lower voltage can be applied to maintain state

Outline

- Introduction
- Previous work
- Sleepy Keeper
- Experimental Methodology
- Experimental Results
- Conclusion

Experimental Methodology

- Seven techniques are compared base case, forced stack, sleep, zigzag, sleepy stack, leakage feedback, and sleepy keeper
- Dual-V_{th} applied for sleep, zigzag, sleepy stack, leakage feedback, and sleepy keeper

Dual- V_{th} applied (0.2V and 0.4V)

Experimental Methodology

- Worst-case propagation delay, static power and dynamic power for each approach measured
- Area estimated by scaling down 0.18um layout



*NC State University Cadence Design Kit (Online]. Available http://www.cadence.ncsu.edu. [Online]. Available http://www.eas.asu.edu/~ptm.



Power, delay estimation



Area estimation

Scaled by ratio of squares & 10% overhead for nonlinear scaling layers

Ex) 100um² in TSMC 0.18um

For 0.10um => 100 * (0.10^2/0.18^2) * 1.1



[©] Vincent J. Mooney III, 2006

1-bit adder schematic



© Vincent J. Mooney III, 2006

Outline

- Introduction
- Previous work
- Sleepy Keeper
- Experimental Methodology
- Experimental Results
- Conclusion

4-bit adder results – Propagation Delay



- Compared mainly to sleepy stack (best prior leakage control technique while state saving)
- Sleepy keeper results 46% less delay than sleepy stack (49% less when dual Vth)
- Reason : Less number of transistors than sleepy stack

© Vincent J. Mooney III, 2006

4-bit adder results – Static Power



- Compared to stack, sleepy keeper reduce leakage power 175X
- Sleepy keeper results 20% more static power than sleepy stack (11% more when dual V_{th})

© Vincent J. Mooney III, 2006

4-bit adder results – Dynamic Power



- Compared to sleepy stack, sleepy keeper results 31% more dynamic power (41% more when dual Vth)
- Conjecture : more short circuit current

4-bit adder results – Area



- 93% larger than base case, 49% smaller than sleepy stack
- Reason : Sleep transistors, additional 2 transistors, and unusual placement of keeper transistor

Conclusion

- Ultra low static power with dual V_{th}
- State saving
- Less area, less delay than sleepy stack
- Dynamic power increased