**A Novel Parallel Deadlock Detection** Algorithm and Architecture Pun H. Shiu<sup>2</sup>, Yudong Tan<sup>2</sup>, Vincent J. Mooney III<sup>1</sup> {ship, ydtan, mooney}@ece.gatech.edu http://codesign.ece.gatech.edu <sup>1,2</sup>Hardware/Software RTOS Group <sup>1</sup>Low Power Compiler Group <sup>1</sup>Assistant Professor, <sup>1,2</sup>Electrical and Computer Engineering <sup>1</sup>Adjunct Assistant Professor, <sup>1</sup>College of Computing Georgia Institute of Technology Atlanta, GA USA



<sup>1</sup>http://crest.ece.gatech.edu April, 2001 CODES 2001



# **Overall Outline**

Motivation - Technology Trends
Background - Deadlock Detection
Parallel Algorithm
Parallel Architecture
Experimental Results
Conclusion



April, 2001

CODES 2001

Georgia

lec

Motivation - Technology Trends Many of today's chip designs contain 2 processors, e.g., a DSP and a microcontroller Future SoC designs are likely to include 4-40 heterogeneous processors 10-50 on-chip hardware resources FFT, Viterbi filter, wireless communication Multithreaded software which dynamically requests and uses the resources



CODES 2001

Georg

# SoC Software

Ideally, programmers of such future SoC designs would only write deadlock-free code
If not, we provide a way to detect deadlock very fast

User can write code to recover from deadlock



CODES 2001

Georg

#### Deadlock Detection Unit (DDU)

Small & scalable parallel hardware unit
 Multiple requestors & resources

 In this paper, the only requestors are processors and the only resources are specialized hardware units like FFT



CODES 2001

Georg

# **Overall Outline**

Motivation - Technology Trends
<u>Background - Deadlock Detection</u>
Parallel Algorithm
Parallel Architecture
Experimental Results
Conclusion



April, 2001



# Background: Deadlock Condition

#### Properties of Resources



Georgia

lect

- Mutual Exclusion: Any resource can be held exclusively, making it unavailable to other processors
- Non-preemption: Any resources can be released only by the processors holding the resource.
- Behavior of processors
  - Partial Allocation: a processor may hold some resources while the processor requests additional resources.
  - Blocked Wait: processor must wait for unavailable resources to become available.



April, 2001

# Previous Algorithms' Run Time

Generally the run time is O(m\*n), where m is the number of processors and n is the number of resources.

Path Based, O(e), or O(e≤m\*n), where e is the set of edges.

Tree Based, O(m\*n)

- Matrix Based, O(m\*n)
- Message Passing Based, O(m\*n)



April, 2001

CODES 2001

Georgia

Tecr

# **Overall Outline**

Motivation - Technology Trends
Background - Deadlock Detection
Parallel Algorithm
Parallel Architecture
Experimental Results
Conclusion



April, 2001







Georgia Institute of Technology

#### **Matrix Representation**

- Each row corresponds to a requestor (processor)

   p<sub>i</sub> represents requestor (processor) i

   Each column corresponds to a resource

   q<sub>j</sub> represents resource j

   Entries in the matrix

   r (r<sub>ij</sub>) represents a request
   g (g<sub>ij</sub>) represents a grant
  - O represents no action (neither request nor grant)



CODES 2001

Georgia

#### **Properties**

Proposed Algorithm

 Matrix Based
 Modified Reduction Technique
 Handling multiple requests, and grants at the same time.
 Requires simple bit-wise boolean operations.





#### SoC Example



P\Q	q1(IcP)	q2(PCI)	q3(WI)
p1(DSP)	g	r	0
p2(VSP)	r	g	g



April, 2001

CODES 2001

Georgia Tech

#### **Deadlock and Cycle Relation**

- Deadlock  $\Rightarrow \exists$  cycles
- Cycles  $\Rightarrow \exists$  Deadlock (As shown in the red)



Georgia Tech







# Matrix Representation: calculation of M<sub>rbo</sub> and XOR<sub>right</sub>



# Matrix Representation: calculation of M<sub>cbo</sub> and XOR<sub>below</sub>

$$M_{c} = \begin{bmatrix} 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 \end{bmatrix}$$
$$M_{cbo} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 \end{bmatrix}$$
$$M_{cbo} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 \end{bmatrix}$$
$$XOR_{below} = \begin{bmatrix} 1 \oplus 1 & 1 \oplus 1 & 0 \oplus 1 \end{bmatrix} = \begin{bmatrix} 0 & 0 & 1 \end{bmatrix}$$



April, 2001

CODES 2001

Georgia Tech

Result of first iteration  

$$XOR_{below} = \begin{bmatrix} 0 & 0 & 1 \end{bmatrix}$$
  
 $XOR_{right} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$ 

Based on result, we set all entries in column 3 to zero:

$$M = \begin{bmatrix} g & r & 0 \\ r & g & 0 \end{bmatrix}$$



April, 2001



# **Multiple Iterations**

Continuing in this way, we continue iterating until no more changes

When finished, if M is all zeros, we have no deadlock; otherwise, we do have deadlock

This algorithm requires at most 2\*min(m,n) iterations





# **Overall Outline**

Motivation - Technology Trends
Background - Deadlock Detection
Parallel Algorithm
Parallel Architecture
Experimental Results
Conclusion



CODES 2001

Georgia

Tec

#### <u>3 Processors/3 Resources:</u> Architecture



CREST

April, 2001

# **Overall Outline**

Motivation - Technology Trends
Background - Deadlock Detection
Parallel Algorithm
Parallel Architecture
<u>Experimental Results</u>
Conclusion



April, 2001

CODES 2001

Georgia

lec

# Experiments

- Assumption
  - ◆ Software Cycle: 83.3 MHz processor
  - Hardware Cycle:
    - Synthesized from gate-level description
    - Clock as fast as critical path (e.g., 4.12 ns  $\Rightarrow$  242 MHz Clock)
    - Clock same as CPU clock 83.3 MHz clock (12 ns cycle time)
- Simulation
  - ◆ Previous Algorithm: PowerPC 750 runs .c in Seamless CVE
  - Proposed Algorithm: Synopsys VCS runs .v
- ~100 1000 times faster
  - ♦ 99% run time reduction



**CODES 2001** 

Georgia

leci

#### Area and Delays of DDU

P	Lines	Area	Delay/	Worst	Worst	Worst
Times	of	AMI	Step	Case	Case	Case
Q	Verilog	0.3u	(ns)	(# steps)	Custom	83.3Mhz
					Clk (ns)	(ns)
2x3	49	186	0.91	2	1.82	24ns
5x5	73	264	2.21	5	11.05	60ns
7x7	102	455	2.51	7	17.57	84ns
10x10	162	622	3.66	10	36.6	120ns
50x50	2682	14142	4.12	50	206	600ns



April, 2001

CODES 2001

Georgia Tech

#### Hardware vs. Software Performance



Number of Edges



April, 2001

CODES 2001

Georgia Tech

#### **Example: Lookup Service**





# Event Sequence of the Example

Time	Event No.	Events
t1	e1	MPC750-1 requests FFT, MPEG are granted to MPC750-1 immediately
t2	e2	MPC750-3 requests FFT, PCI; PCI is granted to MPC750-3 immediately.
t3	e3	MPC750-2 requests FFT, MPEG.
t4	e4	FFT is released by MPC750-1
t5	e5	FFT is granted to MPC750-2.
		Georgia





#### **Adjacency Matrices**

	MPC750-1	MPC750-2	MPC750-3	MPC750-4
FFT	g	0	0	0
MPEG	g	0	0	0
PCI	0	0	0	0
WI	0	0	0	0

	MPC750-1	MPC750-2	MPC750-3	MPC750-4
FFT	g	0	r	0
MPEG	g	0	0	0
PCI	0	0	8	0
WI	0	0	0	0

 $t_1$ 

 $t_2$ 

	MPC750-1	MPC750-2	MPC750-3	MPC750-4
FFT	g	f	r	0
MPEG	g	0	0	0
PCI	0	r	8	0
WI	0	0	0	0

	MPC750-1	MPC750-2	MPC750-3	MPC750-4
FFT	0	r	r	0
MPEG	g	0	0	0
PCI.	0	r	g	0
WI	0	0	0	0

 $t_3$ 

t<sub>4</sub>

	MPC750-1	MPC750-2	MPC750-3	MPC750-4
FFT	0	8	r	0
MPEG	g	0	0	0
PCI	0	r	8	0
WI	0	0	0	0

 $t_5$ 







# Deadlock Detection Time and Total Execution Time

Method of Deadlock Detection	Detection Time $\Delta$ (cycles)	$t_5 + \Delta$
Software	16,038	23,261
DDU	2	7,225

$$S_{\text{overall}} = \frac{23,261 - 7,225}{23,261} = 68.9\%$$

Georgia Institute of Technology

April, 2001

**CODES 2001** 

Georgia Tech

#### Conclusion

Deadlock Detection Unit very small area, even for 50x50 •  $O_{sw}(m^*n)$  to  $O_{hw}(min(m,n))$  speedup Linearly scalability in min(m,n) Handle simultaneous requests/grants DDU can be used by multiprocessor SoC sofware code to detect deadlock quickly and then, for example, release resources to get out of deadlock





#### Future Work

Integrate DDU into an RTOS

- Monitor DDU output
  - DDU API
- ◆ Extend to handle multiple "blocked wait" threads on one CPU: RTOS on each processor aggregates requests which have the blocked wait property ⇒ each aggregate group is represented by a unique "processor" row
- Try different recovery schemes
- Perhaps some hardware assist in recovery



