"Rules" for identifying the type of feedback

- 1.) Identify the loop.

 This helps you see where the A network is and what is the B network.
- 2.) Input scries or shout?
 - a.) Tests for shunt.

 two-input

 If one of the fermival on the "input transister"

 (the transister where the input signal is combined with the fed back signal), is on ac ground, the feedback shunt.

Con verify by writing li = 15-15

- If Meither the I or U terminal are on ac ground. Try to write the equation $i_i = 1s L_f$
- b.) Tests for series—

 If neither the I or U terminal is on ac ground, then the circuit is series if Ni = Ns-Nf
- 3.) Output Series- shant?

If one of the O or V terminals is on AC ground, the output must shout fb.

If neither the o or U terminals are on AC ground, the feedback is


shout if the Nfb variable - 0 when Re -0
series if the Nfb variable - 0 when Re -0


ANALYSIS OF TRANSISTOR FEEDBACK AMPLIFIERS

Steps In Analyzing Transistor Feedback Amplifiers

- 1. Identify the topology.
- 2. Determine whether the feedback is positive or negative.
- 3. Open the loop and calculate A, β , \hat{R}_i , and R_o .
- 4. Use the Table to find A_f, R_{if} and R_{of} or A_F, R_{iF}, and R_{of}.
- 5. Use the information in 4.) to find whatever is required (vout/vin, Rin, Rout, etc.)

Generic Transistor Concept







EXAMPLE OF FEEDBACK TOPOLOGY IDENTIFICATION

Use the rules of identifying feedback topologies to identify the four different topologies for the circuits shown below.

Circuits 1 and 2




Circuits 3 and 4




RULES FOR IDENTIFYING POSITIVE AND NEGATIVE FEEDBACK

- 1. Identify the feedback loop by tracing its path on the diagram. If there are alternate paths, always choose the path with the highest loop gain. (Remember that a signal can go in the "I" or "U" terminal of a transistor and can only come out the "O" or "U" terminal.)
- 2. At any point on the feedback loop, assume the signal is positive and put a "+" mark at that point. Trace the signal around the loop remembering that the signal only inverts when it goes in a "I" terminal and out the "O" terminal of a transistor. All other paths through a transistor do not invert (i.e., "I" to "U" and "U" to "O").
- 3. When you have traced the polarity of the signal around the feedback loop back to the point where you placed the "+", the feedback is negative if the signal polarity is "-" and positive if the signal polarity is "+".

Example 1




Example 2




EXAMPLE OF FEEDBACK TOPOLOGY IDENTIFICATION


Use the rules of identifying feedback topologies to create the four different negative feedback topologies using the identical starting structure.


- 1. Voltage-Voltage (Series-Shunt)
- 2. Current-Voltage (Shunt-Shunt)






- 3. Voltage-Current (Series-Series)
- 4. Current-Current (Shunt-Series)






RULES FOR ANALYSIS OF TRANSISTOR FEEDBACK AMPLIFIERS Series-Shunt




 R_{B1} = Resistance seen looking out the I or U terminal of the input transistor with $v_0 = 0$. R_{B2} = Resistance seen looking out the O or U terminal of the output transistor with $i_1 = 0$.

Series-Series




 $R_{\beta 1}$ = Resistance seen looking out the I or U terminal of the input transistor with $i_0 = 0$. $R_{\beta 2}$ = Resistance seen looking out the O or U terminal of the output transistor with $i_1 = 0$.

Shunt-Shunt



 $R_{\beta 1}$ = Resistance seen looking out the I or U terminal of the input transistor with $v_0 = 0$. $R_{\beta 2}$ = Resistance seen looking out the O or U terminal of the output transistor with $v_1 = 0$.

Shunt-Series



 $R_{\rm B1}$ = Resistance seen looking out the I or U terminal of the input transistor with i_0 = 0. $R_{\rm B2}$ = Resistance seen looking out the O or U terminal of the output transistor with v_i = 0.

Summary of the Important Relationships of Open-loop and Closed-loop Feedback Amplifiers.

| Quantity | Voltage | Transconductance | Transresistance | Current |
|---|---|--|---|--|
| Input-output | Amplifier Voltage voltage | Amplifier | Amplifier | Amplifier |
| variable | Voltage-voltage | Voltage-current | Current-voltage | Current-current |
| Small Signal Model | $R_i \geqslant A_{v_i} V_{v_{in}} $ | $R \not = G_{mfVin} \bigvee R_o$ | R _i R _o | Ri Aidin Ru |
| Small Signal Amplifier with Source & Load | + R _S + R _L v _o | + Rs + Rs io | i _s Rs i _i R _c R _c V _c | is RS is Rs is |
| Ideal R _S | $R_S = 0 \text{ or } R_S << R_i$ | $R_S = 0 \text{ or } R_S << R_i$ | $R_S = \infty \text{ or } R_S >> R_i$ | $R_S = \infty \text{ or } R_S >> R_i$ |
| Ideal R _L | $R_L = \infty \text{ or } R_L >> R_0$ | $R_L = 0$ or $R_L << R_0$ | $R_L = \infty \text{ or } R_L >> R_0$ | $R_L = 0 \text{ or } R_L << R_0$ |
| Overall Forward Gain | $A_{V} = \frac{R_{i}R_{L}A_{vf}}{(R_{S}+R_{i})(R_{L}+R_{o})}$ | $G_{M} = \frac{R_i R_o G_{mf}}{(R_S + Ri)(R_L + R_o)}$ | $R_{M} = \frac{R_{S}R_{L}R_{mf}}{(R_{S}+Ri)(R_{L}+R_{o})}$ | $A_{I} = \frac{R_{S}R_{o}A_{if}}{(R_{S}+Ri)(R_{L}+R_{o})}$ |
| Feedback Topology | Series-shunt | Series-series | Shunt-shunt | Shunt-series |
| Ideal ß, finite R _S and R _L Feedback Small Signal Models | $\begin{array}{c} R_{IF} \\ \downarrow \\ $ | R _{IF} R _{OUT} R _{OUT} R _{OUT} R _{OF} R _{OF} | Ror Roy Roll Roll Roll Roll Roll Roll Roll | R _{IF} R _{OU} |
| Closed-Loop Gain (Ideal R _S and R _L) | $A_{vF} = \frac{A_{vf}}{(1 + A_{vf}\beta_v)}$ | $G_{mF} = \frac{G_{mf}}{(1 + G_{mf} \beta_g)}$ | $R_{mF} = \frac{R_{mf}}{(1 + R_{mf}\beta_r)}$ | $A_{iF} = \frac{A_{if}}{(1 + A_{if}\beta_i)}$ |
| Closed-Loop Input Resist- ance (Ideal R _S and R _L) | $R_{iF} = R_i(1 + A_{vf}B_v)$ | $R_{iF} = R_i(1 + G_{mf}\beta_g)$ | $R_{iF} = \frac{R_i}{1 + R_{mf}\beta_r}$ | $R_{iF} = \frac{R_i}{1 + A_{if}\beta_i}$ |
| Closed-Loop Output Resist- ance (Ideal R _S and R _L) | $R_{0F} = \frac{R_0}{1 + A_{vf}\beta_v}$ | $R_{oF} = R_o(1 + R_{mf}B_g)$ | $R_{oF} = \frac{R_o}{1 + R_{mf}\beta_r}$ | $R_{oF} = R_o(1 + A_{if}\beta_i)$ |
| Closed-Loop Gain | $A_{VF} = \frac{A_V}{(1 + A_V \beta_V)}$ | $G_{MF} = \frac{G_{M}}{(1 + G_{M}\beta_{g})}$ | $R_{MF} = \frac{R_{M}}{(1 + R_{M}\beta_{r})}$ | $A_{IF} = \frac{A_I}{(1 + A_I \beta_i)}$ |
| Closed-Loop Input Resist- ance | $R_{IF} = (R_i + R_S)(1 + A_V \beta_v)$ | $R_{IF} = (R_i + R_S)(1 + G_M \beta_g)$ | $R_{IF} = \frac{\frac{R_i R_S}{R_i + R_S}}{1 + R_M B_r}$ | $R_{IF} = \frac{\frac{R_i R_S}{R_i + R_S}}{1 + A_I \beta_i}$ |
| Closed-Loop Output Resist- ance | $R_{OF} = \frac{\frac{R_0 R_L}{R_0 + R_L}}{1 + A_V \beta_V}$ | $R_{OF} = (R_0 + R_L)(1 + G_M \beta_g)$ | $R_{OF} = \frac{\frac{R_0 R_L}{R_0 + R_L}}{1 + R_M \beta_r}$ | $R_{OF} = (R_{O} + R_{L})(1 + A_{I}\beta_{i})$ |
| Output Resist- ance of Series Output Fb. Ckt | R _{OUT} = R _{OF} | $R_{OUT} = \frac{R_L}{R_{OF}} (R_{OF} - R_L)$ | R _{OUT} = R _{OF} | $R_{OUT} = \frac{R_L}{R_{OF}} (R_{OF} - R_L)$ |