

Name _____
(1 point)

Grade = _____ /100

ECE 4430 Midterm Exam
Fall 2017

Each question is worth 3 points.
All of your answers need to be on this sheet.
Only the final answers, as indicated by the question, will be considered correct for each question.
You will only turn in this single sheet.

- | | | |
|-----------|-----------|-----------|
| 1. _____ | 12. _____ | 23. _____ |
| 2. _____ | 13. _____ | 24. _____ |
| 3. _____ | 14. _____ | 25. _____ |
| 4. _____ | 15. _____ | 26. _____ |
| 5. _____ | 16. _____ | 27. _____ |
| 6. _____ | 17. _____ | 28. _____ |
| 7. _____ | 18. _____ | 29. _____ |
| 8. _____ | 19. _____ | 30. _____ |
| 9. _____ | 20. _____ | 31. _____ |
| 10. _____ | 21. _____ | 32. _____ |
| 11. _____ | 22. _____ | 33. _____ |

A few items to be used for this exam:

EKV equation in saturation, including σ :

$$I = 2 I_{th} \ln^2 \left(1 + \exp \left(\frac{\kappa(V_g - V_{T0}) - V_s - \sigma V_d}{2U_T} \right) \right)$$

For $z = \ln^2(1 + e^y)$, dz / dx (at $y = 0$) = 0.5 dy/dx .

Parameters for devices (unless given otherwise)

$$V_{T0} = 0.3V$$

$$K' = 0.14mA / V^2$$

$$I_{th}' = 125nA$$

$$\kappa = 0.7$$

$$\sigma = 0.001, V_A = 25V (L = 800nm)$$

Transistors are devices in a 200nm minimum (drawn) channel length process.

For drawn grids, a single grid step is 100nm.

$$C_{ox} = 0.1fF / (100nm)^2$$

$$\text{Overlap capacitance} = 0.1fF / (100nm)$$

$$\text{Area source-drain capacitance at zero bias} = 0.01fF / (100nm)^2$$

$$\text{Perimeter source-drain capacitance at zero bias} = 0.003fF / (100nm)$$

Small Signal Model Questions

You have a circuit design you want to bias *right at the threshold current* for your particular application. Use the value of σ given (0.001, or $V_A = 25V$), which is consistent for all regions of operation. Choose the closest answer wherever necessary.

1. How would you size your device (nearest size) if you wanted a bias current of $1\mu A$ operating at right at threshold?

- a. $W/L = 2$
- b. $W/L = 4$
- c. $W/L = 8$
- d. $W/L = 16$
- e. $W/L = 32$

3. What is your source conductance (change in channel current for change in source voltage) for this $1\mu A$ bias current at threshold?

- a. $5\mu A/V$
- b. $10\mu A/V$
- c. $14\mu A/V$
- d. $20\mu A/V$

5. (A = true, B = False) If one use $W/L = 1$ (still for a $1\mu A$ bias), the saturated transistor is operating with subthreshold currents.

7. (A = true, B = False) For our devices operating with $1\mu A$ bias current, the output resistance of the transistor biased at threshold current (saturation) would be the same for the device at $W/L=1$ (saturation).

2. What is your transconductance (change in channel current for change in gate voltage) for this $1\mu A$ bias current at threshold?

- a. $5\mu A/V$
- b. $10\mu A/V$
- c. $14\mu A/V$
- d. $20\mu A/V$

4. What is your output resistance ($1 /$ change in channel current for change in drain voltage) for this $1\mu A$ bias current at threshold?

- a. $5M\Omega$
- b. $10M\Omega$
- c. $25M\Omega$
- d. $50M\Omega$
- e. $100M\Omega$


6. What is the transconductance of the MOSFET with $W/L=1$ for a $1\mu A$ bias?

- a. $5\mu A/V$
- b. $7\mu A/V$
- b. $10\mu A/V$
- c. $14\mu A/V$
- d. $20\mu A/V$

8. (A = true, B = False) For our devices, the transistor gain would be the same between the transistor biased at threshold current would be the same for the device at $W/L=1$ and operating in saturation (both at $1\mu A$ bias current).

Transistor Layout Questions

These questions will refer to the following MOSFET transistor layouts. Transistors are biased with subthreshold currents (10nA) unless otherwise mentioned.



MOSFET A

9. The overlap capacitance (C_{dg}):
- 0.2fF
 - 0.4fF
 - 0.6fF
 - 0.8fF
 - 1fF
11. Capacitance from your drain region to substrate (C_{db}):
- 0.17fF
 - 0.23fF
 - 0.29fF
 - 0.32fF
 - 0.41fF
13. Capacitance from your source region to substrate (C_{sb}):
- 0.17fF
 - 0.23fF
 - 0.29fF
 - 0.33fF
 - 0.41fF
15. Capacitance looking into the Gate (C_{gb}) (subthreshold bias current):
- 0.14fF
 - 0.27fF
 - 0.54fF
 - 1.2fF
 - 1.8fF

MOSFET B

10. The overlap capacitance (C_{dg}):
- 0.3fF
 - 0.6fF
 - 1.2fF
 - 1.8fF
 - 2.4fF
12. Capacitance from your drain region to substrate (C_{db}):
- 0.17fF
 - 0.23fF
 - 0.29fF
 - 0.32fF
 - 0.41fF
14. Capacitance from your source region to substrate (C_{sb}):
- 0.3fF
 - 0.6fF
 - 1.25fF
 - 2.5fF
 - 5fF
16. Capacitance looking into the Gate (C_{gb}) (subthreshold bias current):
- 4fF
 - 6fF
 - 8fF
 - 10fF
 - 12fF

MOSFET A

17. Transistor W/L

- a. 1
- b. 2
- c. 4
- d. 8
- e. 16

MOSFET B


18. Transistor W/L

- a. 1
- b. 2
- c. 4
- d. 8
- e. 16


19. (A = true, B = False): We can use V_{gs} because for a MOSFET in a bulk CMOS process, the gate and source have the equal, although different sign, effects on the transistor surface potential.

Basic Transistor Circuit Questions

These questions will refer to the following MOSFET transistor circuits. $C = 100\text{fF}$. $V_{\text{dd}} = 1.5\text{V}$. Use $W/L = 800\text{nm} / 800\text{nm}$ unless otherwise directed.



A



B

Circuit A


20. Circuit Type
- Common Gate 1
 - Common Source
 - Common Gate 2
 - Common Drain
22. W/L (M_2) required to obtain a corner frequency of 100MHz for a bias current of $2\mu\text{A}$. (ignore parasitic capacitors)
- 1
 - 2
 - 4
 - 8
 - 16
24. Corner frequency (20nA bias current)
- 1.25MHz
 - 2.5MHz
 - 5MHz
 - 10MHz
 - 20MHz
26. What is the value for V_{τ} (20nA bias current)
- 0.23V
 - 0.27V
 - 0.3V
 - 0.33V
 - 0.37V

Circuit B

21. Circuit Type
- Common Gate 1
 - Common Source
 - Common Gate 2
 - Common Drain
23. Minimum W/L ($M_1=M_2$) possible to obtain a corner frequency of 1MHz for a bias current of $2\mu\text{A}$. (ignore parasitic capacitors)
- 1
 - 2
 - 4
 - 8
 - 16
25. Circuit Gain (Magnitude, 20nA bias current)
- 175
 - 350
 - 700
 - 1400
 - 2800
27. What minimum length would be required for a gain (magnitude) over 1000?
- 1000nm
 - 1500nm
 - 2000nm
 - 2500nm
 - 3000nm

Another Transistor Circuit Question

This question uses the following circuit.
 $C = 10\text{pF}$.



28. Circuit Type

- a. Common Gate 1
- b. Common Source
- c. Common Gate 2
- d. Common Drain

30. Corner Frequency for $I_{ref} = 16\text{nA}$

- a. 100Hz
- b. 1kHz
- c. 10kHz
- d. 100kHz
- e. 1MHz

32. (A = true, B = False): For frequencies above the corner frequency, the gain from V_{in} to V_{out} increases with frequency.

29. Gain from V_{in} to V_{out} for a subthreshold bias current

- a. 10
- b. 1
- c. 0.1
- d. 0.01
- e. 0.001

31. For I_{ref} at 10nA, what is the change in output voltage if this current (I_{ref}) moves to 20nA?

- a. -40mV
- b. -20mV
- c. 0
- d. 20mV
- e. 40mV

33. What is the minimum W/L (M2) to have a corner frequency of 1MHz?

- a. 0.1
- b. 1
- c. 10
- d. 100
- e. 1000