

Capacitor Circuits

Switched Capacitor Circuits

- Clear out charge with transistors
- Discrete-Time Circuits

Floating-Gate Circuits

- “Program” floating-gate charge

More advanced: SET, etc.

Capacitor Circuits

Switched Capacitor Circuits

- Clear out charge with transistors
- Discrete-Time Circuits

Floating-Gate Circuits


- “Program” floating-gate charge

More advanced: SET, etc.


We will start by looking at a capacitive voltage divider circuit

Capacitor Circuits

- Capacitive Voltage Divider




Capacitor Circuits




- Capacitive Voltage Divider
- How to analyze this circuit?

Capacitive Voltage Divider



- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Capacitor Circuits




- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Current

Current is not actually moving through the capacitors

Capacitor Circuits




Current is not actually moving through the capacitors

- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Current

$$C_1 \left(\frac{dV_1(t)}{dt} - \frac{dV_{out}(t)}{dt} \right) = C_2 \frac{dV_{out}(t)}{dt}$$

Capacitor Circuits



- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Current


$$C_1 \left(\frac{dV_1(t)}{dt} - \frac{dV_{out}(t)}{dt} \right) = C_2 \frac{dV_{out}(t)}{dt}$$

Integrating with time, we get

$$Q + C_1 V_1(t) = (C_2 + C_1) V_{out}(t)$$

where Q is the constant of integration,
which equals the charge on the floating-node

Capacitor Circuits



- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Current

$$C_1 \left(\frac{dV_1(t)}{dt} - \frac{dV_{out}(t)}{dt} \right) = C_2 \frac{dV_{out}(t)}{dt}$$


Integrating with time, we get

$$Q + C_1 V_1(t) = (C_2 + C_1) V_{out}(t)$$

where Q is the constant of integration,
which equals the charge on the floating-node

$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits




- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Current

$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits



Balancing Charge


Total charge must be distributed on capacitor plates

- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Current

$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits



Balancing Charge


Total charge must be distributed on capacitor plates

- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Current

$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits



- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current


Balancing Charge

Total charge must be distributed on capacitor plates

Balancing Current

$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits



- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Charge


Total charge must be distributed on capacitor plates

$$\begin{aligned}
 Q &= -C_1(V_1(t) - V_{out}(t)) + C_2 V_{out}(t) \\
 &= -C_1 V_1(t) + (C_2 + C_1) V_{out}(t)
 \end{aligned}$$

Balancing Current

$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits



- Capacitive Voltage Divider
- How to analyze this circuit?
 - Balancing Charge
 - Balancing Current

Balancing Charge

Total charge must be distributed on capacitor plates

$$\begin{aligned}
 Q &= -C_1(V_1(t) - V_{out}(t)) + C_2V_{out}(t) \\
 &= -C_1V_1(t) + (C_2 + C_1)V_{out}(t)
 \end{aligned}$$


$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Balancing Current

$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits


Capacitive Voltage Divider



$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Capacitor Circuits

Capacitive Voltage Divider




$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

If $V_1(t) = 0$, we get


$$V_{out}(t) = \frac{Q}{C_2 + C_1}$$

We would derive this result directly if we started with the problem with a known charge Q




Capacitor Circuits

Capacitive Voltage Divider




$$V_{out}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Multiple Input Capacitive Voltage Divider




Capacitor Circuits

Capacitive Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Multiple Input Capacitive Voltage Divider



Balancing Current

$$(C_1 + C_2 + C_3) \frac{dV_{\text{out}}(t)}{dt} = C_1 \frac{dV_1(t)}{dt} + C_2 \frac{dV_2(t)}{dt}$$

Integrating with time, we get


$$Q + C_1 V_1(t) + C_2 V_2(t) = (C_1 + C_2 + C_3) V_{\text{out}}(t)$$

where Q is the constant of integration,

which equals the charge on the floating-node

Capacitor Circuits


Capacitive Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

$$V_{\text{out}}(t) = \frac{C_1}{C_3 + C_2 + C_1} V_1(t) + \frac{C_2}{C_3 + C_2 + C_1} V_2(t) + \frac{Q}{C_3 + C_2 + C_1}$$

Multiple Input Capacitive Voltage Divider



Balancing Current

$$(C_1 + C_2 + C_3) \frac{dV_{\text{out}}(t)}{dt} = C_1 \frac{dV_1(t)}{dt} + C_2 \frac{dV_2(t)}{dt}$$

Integrating with time, we get


$$Q + C_1 V_1(t) + C_2 V_2(t) = (C_1 + C_2 + C_3) V_{\text{out}}(t)$$

where Q is the constant of integration,

which equals the charge on the floating-node


Capacitor Circuits

Capacitive Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$


Multiple Input Capacitive Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_3 + C_2 + C_1} V_1(t) + \frac{C_2}{C_3 + C_2 + C_1} V_2(t) + \frac{Q}{C_3 + C_2 + C_1}$$


Capacitor Circuits

Capacitive Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_2 + C_1} V_1(t) + \frac{Q}{C_2 + C_1}$$

Multiple Input Capacitive Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_3 + C_2 + C_1} V_1(t) + \frac{C_2}{C_3 + C_2 + C_1} V_2(t) + \frac{Q}{C_3 + C_2 + C_1}$$


We define C_T = total capacitance connected to the floating-node

$$C_T = C_1 + C_2 \text{ (Capacitive Voltage Divider)}$$

$$C_1 + C_2 + C_3 \text{ (Multiple Input Capacitive Voltage Divider)}$$


Capacitor Circuits

Capacitive Voltage Divider



$$V_{out}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$


Multiple Input Voltage Divider



$$V_{out}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$


Capacitor Circuits

Capacitive Voltage Divider



$$V_{out}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider




$$V_{out}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Now on to other circuit approaches.....


Capacitor Circuits

Capacitive Voltage Divider



$$V_{out}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider




$$V_{out}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

What about Op-Amp circuits?

- Will assume MOSFET inputs
(i.e. capacitive only input load
therefore we have capacitive circuits
and no significant leakage)


Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback




C_T is all of the capacitance at this node, including C_1 , C_2 , and any additional capacitance to a fixed potential (like gate capacitance, etc.)

We define C_w as the total capacitance connected to this node and to a “fixed” potential


Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback



$$C_T \frac{dV_{\text{fg}}(t)}{dt} = C_1 \frac{dV_1(t)}{dt} + C_2 \frac{dV_{\text{out}}(t)}{dt}$$


Integrating with time, we get

$$Q + C_1 V_1(t) + C_2 V_{\text{out}}(t) = C_T V_{\text{fg}}(t)$$

where Q is the constant of integration,
which equals the charge on the floating-node


Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback



$$Q + C_1 V_1(t) + C_2 V_{\text{out}}(t) = C_T V_{\text{fg}}(t)$$


Assume the amplifier has a fixed gain, A_v .

$$Q + C_1 V_1(t) + (C_2 + (C_T / A_v)) V_{\text{out}}(t) = 0$$

$$V_{\text{out}}(t) = -\frac{C_1}{C_2 + (C_T / A_v)} V_1(t) - \frac{Q}{C_2 + (C_T / A_v)}$$


Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback




The Charge Term:




Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback




The Charge Term:




Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback




The Charge Term:



$$V_{\text{out}}(t) = - \frac{Q}{C_2 + (C_T / A_v)}$$


Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback



$$V_{\text{out}}(t) = - \frac{C_1}{C_2 + (C_T / A_v)} V_1(t) - \frac{Q}{C_2 + (C_T / A_v)}$$


If A_v is large, then we reduce the effect of C_T

Since $A_v \gg 1$, we often start with the assumption that C_T / A_v is negligible.

$$V_{\text{out}}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$


Capacitor Circuits

Capacitive Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback




$$V_{\text{out}}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$

We could get the same result if we say the $-$ terminal \sim GND

$$C_1 \frac{dV_1(t)}{dt} = - C_2 \frac{dV_{\text{out}}(t)}{dt}$$

Capacitor Circuits

Capacitive Feedback




$$V_{out}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$

We could get the same result if
we say the - terminal \sim GND


$$C_1 \frac{dV_1(t)}{dt} = - C_2 \frac{dV_{out}(t)}{dt}$$

Capacitor Circuits

Capacitive Feedback



$$V_{out}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$




$$V_{out}(t) = - \frac{C_1}{C_3} V_1(t) - \frac{C_2}{C_3} V_2(t) - \frac{Q}{C_3}$$

We get summation with gain

Capacitor Circuits

Capacitive Feedback (Inverting)




$$V_{\text{out}}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$

We could get the same result if
we say the $-$ terminal \sim GND


$$C_1 \frac{dV_1(t)}{dt} = - C_2 \frac{dV_{\text{out}}(t)}{dt}$$

Capacitive Feedback (Non-Inverting)



Capacitor Circuits

Capacitive Feedback (Inverting)




$$V_{out}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$

We could get the same result if we say the $-$ terminal \sim GND

$$C_1 \frac{dV_1(t)}{dt} = - C_2 \frac{dV_{out}(t)}{dt}$$

Capacitive Feedback (Non-Inverting)




Start with C_T / A_v is negligible ($A_v \gg 1$)

$$C_1 \frac{dV_2(t)}{dt} = C_2 \left(\frac{dV_{out}(t)}{dt} - \frac{dV_2(t)}{dt} \right)$$

$$(C_1 + C_2) \frac{dV_2(t)}{dt} = C_2 \frac{dV_{out}(t)}{dt}$$

Capacitor Circuits

Capacitive Feedback (Inverting)




$$V_{\text{out}}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$

We could get the same result if we say the $-$ terminal \sim GND

$$C_1 \frac{dV_1(t)}{dt} = - C_2 \frac{dV_{\text{out}}(t)}{dt}$$

Capacitive Feedback (Non-Inverting)



Start with C_T / A_V is negligible ($A_V \gg 1$)


$$C_1 \frac{dV_2(t)}{dt} = C_2 \left(\frac{dV_{\text{out}}(t)}{dt} - \frac{dV_2(t)}{dt} \right)$$

$$(C_1 + C_2) \frac{dV_2(t)}{dt} = C_2 \frac{dV_{\text{out}}(t)}{dt}$$

$$V_{\text{out}}(t) = \left(1 + \frac{C_1}{C_2} \right) V_1(t) - \frac{Q}{C_2}$$

Capacitor Circuits

Capacitive Feedback (Inverting)




$$V_{out}(t) = - \frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$

We could get the same result if
we say the - terminal ~ GND

$$C_1 \frac{dV_1(t)}{dt} = - C_2 \frac{dV_{out}(t)}{dt}$$


Capacitive Feedback (Non-Inverting)



$$V_{out}(t) = \left(1 + \frac{C_1}{C_2}\right) V_1(t) - \frac{Q}{C_2}$$


Capacitor Circuits

Capacitive Voltage Divider



$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{Q}{C_T}$$

Multiple Input Voltage Divider




$$V_{\text{out}}(t) = \frac{C_1}{C_T} V_1(t) + \frac{C_2}{C_T} V_2(t) + \frac{Q}{C_T}$$

Capacitive Feedback



$$V_{\text{out}}(t) = -\frac{C_1}{C_2} V_1(t) - \frac{Q}{C_2}$$



$$V_{\text{out}}(t) = \left(1 + \frac{C_1}{C_2}\right) V_1(t) - \frac{Q}{C_2}$$