# Optimal High-Efficiency DCM Design of Switched-Inductor CMOS Power Supplies

Tianyu Chang, *Graduate Student Member, IEEE*, and Gabriel A. Rincón-Mora, *Fellow, IEEE* Georgia Institute of Technology, Atlanta, Georgia 30332-0250, U.S.A. E-mail: tianyuchang@gatech.edu and Rincon-Mora@gatech.edu

Abstract—Improving efficiency for switched-inductor (SL) power-supplies is vital for energy-limited battery-supplied microsystems such as wireless microsensors and portable devices. These microsystems idle mostly so efficiency in Discontinuous Conduction Mode (DCM) is crucial. Moreover, limited volumes of these tiny microsystems often lead to using tiny lossy inductors, which further reduce efficiency. Therefore, this paper theorizes how to select the optimal inductor, design the optimal power stage, and optimize the current profile to achieve the highest efficiency in DCM, using insightful derivations. This proposed co-design of inductor and current profile is absent in the state-of-the-art. The theory is accurate, and the percentage error is 0.3–4.9%. Using the proposed theory, with a 1.6  $\times$  0.8  $\times$  0.8 mm³ inductor, efficiency improvement can reach 6.4% compared with the State of the Art.

Keywords—Switched inductor, power supply, high efficiency, discontinuous conduction mode, peak current, optimization.

# I. BATTERY-SUPPLIED MICROSYSTEMS

Wireless microsensors and portable devices (i.e., cell phones and tablets) become increasingly multi-functional and power-demanding [1–2]. As Fig. 1 shows, sensing, data processing, and wireless transmission are all integrated into one device, which consequently making portable devices power-hungry. Moreover, aggressive demand for small form factor limits the total energy stored in the batteries that supply these devices. Therefore, minimizing power loss and extending battery life is the primary concern for battery-supplied microsystems [3–4].




Fig. 1. A battery-supplied microsystem.

Wireless microsensors and portable devices idle mostly. So, the switched-inductor (SL) power supply in Fig. 1 mostly operates in Discontinuous Conduction Mode (DCM). Thus, maximizing DCM efficiency  $\eta_{\rm C}$  is crucial. A comprehensive DCM high- $\eta_{\rm C}$  design strategy, however, is missing in [5–9]. So, this paper theorizes how to co-optimize the inductor, the power stage, and the current profile to achieve the highest  $\eta_{\rm C}$  in DCM. Section II explains this theory using insightful derivations and shows a SL buck-boost example. Section III validates this theory with simulations. Section IV assesses  $\eta_{\rm C}$  improvement compared with the prior art. Section V concludes this paper.

# II. HIGH-EFFICIENCY DCM DESIGN

Fig. 2 shows the non-inverting SL buck-boost design example. During energizing time  $t_E$ , input switch  $M_{EI}$  and ground switch  $M_{EG}$  closes to energize the transfer inductor  $L_X$  from  $v_{IN}$ , so  $L_X$ 's current  $i_L$  rises linearly. During drain time  $t_D$ , ground switch  $M_{DG}$  and output switch  $M_{DO}$  closes to drain  $i_L$  into  $v_O$ , and  $i_L$ 

drops linearly. As Fig. 3 shows, in DCM,  $L_X$  conducts during  $t_E$  and  $t_D$ , and reaches zero at the end of conduction time  $t_C$ .




Fig. 2. A non-inverting switched-inductor buck-boost power-supply.

Since a buck is just a buck-boost without  $M_{EG}$  and  $M_{DO}$ , and a boost is a buck-boost without  $M_{EI}$  and  $M_{DG}$ , the buck-boost is representative of all cases.

# A. Optimal Switching Scheme

Efficiency  $\eta_C$  often peaks at a specific output power  $P_O$  [5–6]. In DCM, however, SL buck-boost delivers discrete energy packets to feed  $v_O$ . So, if energy packets (i.e.,  $L_x$ 's energy  $E_L$ ) are identical and the buck-boost only adapts the frequency  $f_{SW}$  of energy delivery across  $P_O$ ,  $\eta_C$  can stay flat across  $P_O$ . This is because input power  $P_{IN}$ ,  $L_x$ 's Equivalent Series Resistance (ESR) loss  $P_{RL}$ , MOS power switches loss  $P_{MOS}$ , and switch-node parasitic capacitance loss  $P_{CSW}$  all scale with  $f_{SW}$  and  $P_O$ :

$$\eta_{\rm C} = \frac{P_{\rm o}}{P_{\rm IN}} \approx \frac{P_{\rm IN} - P_{\rm RL} - P_{\rm MOS} - P_{\rm CSW}}{P_{\rm IN}} \propto \frac{f_{\rm SW}}{f_{\rm SW}} \neq f(P_{\rm o}) \cdot \tag{1}$$

Therefore, designers should maximize the  $\eta_C$  of each energy packet so  $\eta_C$  can stay maximally high across  $P_O$  [10].




Fig. 3. Inductor current profile with different  $i_{L(PK)}$  and  $L_{X}$ .

# B. Optimal Switches

Power switches create ohmic loss  $P_{MR}$  when conducting current, and charge loss  $P_{MC}$  when gate drivers switch them on and off. For MOS switches,  $P_{MR}$  scales with channel resistance  $R_{MOS}$ , which is inversely proportional to channel width  $W_{MOS}$ , as (2) shows.  $k_{MR}$  is the  $W_{MOS}$ -independent coefficient.

$$P_{MR} = \left(\frac{i_{L(PK)}}{\sqrt{3}}\right)^{2} R_{MOS} \frac{t_{E/D}}{t_{SW}} = \frac{k_{MR}}{W_{MOS}}.$$
 (2)

 $P_{MC}$  scales with the parasitic gate capacitance  $C_G$  of MOS power switches, which is proportional to  $W_{MOS}$  as (3) shows:

$$P_{MC} = (C_{G}"L_{MIN}W_{MOS})v_{GD}^{2}f_{SW} = k_{MC}W_{MOS},$$
 (3)

where  $C_G$ " is  $C_G$  per unit area,  $L_{MIN}$  is the minimum channel length,  $v_{GD}$  is the gate-drive voltage, and  $k_{MC}$  is the coefficient.

 $P_{MOS}$  is minimum if  $W_{MOS}$  balances  $P_{MR}$  and  $P_{MC}$  so they are equal, as Fig. 4 shows [10]. Optimal  $W_{MOS}$  (denoted as  $W_{MOS}$ ) is:

$$W_{\text{MOS}}' = \sqrt{\frac{k_{\text{MR}}}{k_{\text{MG}}}} \ . \tag{4}$$

With optimal W<sub>MOS</sub>', the minimum P<sub>MOS</sub> (denoted as P<sub>MOS</sub>') is:

$$P_{MOS}' = P_{MR}' + P_{MC}' = 2P_{MR}' = 2\sqrt{k_{MR}k_{MC}},$$
 (5)

where  $P_{MR}$ ' &  $P_{MC}$ ' are the  $P_{MR}$  &  $P_{MC}$  when the width is  $W_{MOS}$ '. Fig. 4 exemplifies  $M_{EG}$ 's  $P_{MR}$ ,  $P_{MC}$ , and total loss  $P_{MOS}$  across its width  $W_{MG}$  with 180-nm devices.  $M_{EI}$ ,  $M_{DG}$ ,  $M_{DO}$ 's calculated optimal widths  $W_{EI}$ ',  $W_{DG}$ ',  $W_{DO}$ ' are detailed in Table I.




Fig. 4. Ohmic loss  $P_{MR}$ , charge loss  $P_{MC}$ , and total MOS loss  $P_{MOS}$  across  $W_{EG}$ . Optimal Inductor

The desire for small form factor limits the volume of wireless microsensors and portable devices [11–12]. So, inductor volume is limited. As Fig. 5 shows, ESR  $R_L$  is roughly proportional to  $L_X$  for inductors constrained by the same volume.  $R_L$  thus is:

$$R_{L} \equiv k_{LX} L_{X} , \qquad (6)$$

where k<sub>LX</sub> is the proportionality coefficient.




Fig. 5. Inductor ESR  $R_L$  vs. inductance  $L_X$ .

This subsection explains how to find the optimal  $L_X$  (denoted as  $L_X$ ') for any given energy packet size (i.e., inductor energy  $E_L$ ). Since  $E_L$  is quadratic to peak inductor current  $i_{L(PK)}$ . So, for the same  $E_L$ ,  $i_{L(PK)}$  reduces if  $L_X$  increases, as (7) shows:

$$i_{L(PK)} \propto \frac{1}{\sqrt{L_X}}$$
 (7)

Similarly, a higher  $L_X$  reduces the rate at which  $i_L$  rises. So, to have the same  $E_L$ , conduction time  $t_C$  (as labeled in Fig. 3) is proportional to the square-root of  $L_X$ , as (8) shows:

$$t_{\rm C} \propto \sqrt{L_{\rm X}}$$
 . (8)

Thus, Lx's ESR loss PRL is derived as:

$$P_{RL} = \left(\frac{i_{L(PK)}}{\sqrt{3}}\right)^2 R_L \frac{t_C}{t_{SW}} = k_{RL} \sqrt{L_X},$$
 (9)

where  $t_{SW}$  is the switching period, and  $k_{RL}$  is the  $L_X$ -independent coefficient.  $P_{RL}$  is proportional to  $L_X^{0.5}$  as Fig. 6 shows.

For optimally sized MOS power switches, they energize and drain  $L_X$  across  $t_E$  or  $t_D$ , which are both proportional to  $t_C$ . Therefore, optimal MOS loss  $P_{MOS}$ ' is expressed as:

$$P_{MOS}' = 2\sqrt{k_{MR}k_{MC}} \propto \sqrt{i_{L(PK)}^2 t_{E/D}} \equiv \frac{k_{MOS}'}{\sqrt[4]{L_X}},$$
 (10)

where  $k_{MOS}$ ' is the  $L_{X}$ -independent coefficient, and  $P_{MOS}$ ' is proportional to  $L_{X}$ -0.25 as Fig. 6 shows. With (9) and (10), there exists a  $L_{X}$ ' that minimizes ( $P_{RL} + P_{MOS}$ ').  $L_{X}$ ' is derived as:

$$L_{X}' = \left(\frac{k_{MOS}'}{2k_{RL}}\right)^{\frac{4}{3}}.$$
 (11)




Fig. 6. ESR loss  $P_{RL}$ , optimal switches loss  $P_{MOS}$ , and their sum across  $L_X$ . As Fig. 6 shows, the calculated  $L_X$  is 7.6  $\mu H$  in this example.

## D. Optimal Peak Inductor Current

There are two types of loss in a SL buck-boost: ohmic loss  $P_R$  and charge loss  $P_C$ .  $P_R$  consists of ESR loss  $P_{RL}$  and MOS ohmic loss  $P_{MR}$ .  $P_C$  consists of MOS charge loss  $P_{MC}$  and switch-node parasitic capacitance loss  $P_{CSW}$ . With the optimal  $L_X$  and  $W_{MOS}$ , this subsection explains how to find the optimal energy packet, or in other words, the optimal  $i_{L(PK)}$  (denoted as  $i_{L(PK)}$ ') to achieve the highest  $\eta_C$ .




Fig. 7. Ohmic loss  $P_R$ , charge loss  $P_C$ , and input power  $P_{IN}$  across  $i_{L(PK)}$ .

To maximize  $\eta_C$ ,  $i_{L(PK)}$ ' minimizes fractional (percentage) loss. Fractional ohmic loss  $\sigma_R$  is the fraction of  $P_{IN}$  lost in  $P_R$ .  $\sigma_R$  is:

$$\sigma_{R} = \frac{P_{R}}{P_{IN}} = \frac{P_{RL}' + P_{MR}'}{P_{IN}} = \left(\frac{i_{L(PK)}}{\sqrt{3}}\right)^{2} \frac{R_{L}'(t_{C}/t_{SW}) + R_{MOS}'(t_{E/D}/t_{SW})}{v_{IN}(0.5i_{L(PK)})(t_{E}/t_{SW})}, (12)$$

$$\equiv k_{R}i_{L(PK)}$$

where  $R_{MOS}$ ' is the channel resistance of optimal MOS power switches, and  $k_R$  is the  $i_{L(PK)}$ -independent coefficient. Fig. 7 shows  $P_R$  scales with  $i_{L(PK)}$ <sup>3</sup> while  $P_{IN}$  scales with  $i_{L(PK)}$ <sup>2</sup>, therefore,  $\sigma_R$  is proportional to  $i_{L(PK)}$  as Fig. 8 shows.

Fractional charge loss  $\sigma_C$  is the fraction of  $P_{IN}$  lost in  $P_C$ ,  $\sigma_C$  is:

$$\sigma_{\rm C} = \frac{P_{\rm C}}{P_{\rm IN}} = \frac{P_{\rm MC}' + P_{\rm CSW}}{P_{\rm IN}} = \frac{\left(C_{\rm MOS}' v_{\rm GD}^2 + 0.5 C_{\rm SWI/O} v_{\rm SWI/O}^2\right) f_{\rm SW}}{v_{\rm IN}(0.5 i_{\rm L(PK)}) \left(t_{\rm E}/t_{\rm SW}\right)} \equiv \frac{k_{\rm C}}{i_{\rm L(PK)}^2}, (13)$$

where  $C_{MOS}$ ' is the parasitic capacitance of optimal MOS power switches,  $C_{SWI/O}$  is the parasitic capacitances at switch-nodes  $v_{SWI/O}$ , and  $k_C$  is the  $i_{L(PK)}$ -independent coefficient. Fig. 7 shows that  $P_C$  is independent of  $i_{L(PK)}$ . Therefore,  $\sigma_C$  is proportional to  $i_{L(PK)}$ -<sup>2</sup> as Fig. 8 shows.

With (12) and (13), there exists a  $i_{L(PK)}$ ' that minimizes the total fractional loss  $\sigma_{TOT}$ . That is,  $i_{L(PK)}$ ' maximizes  $\eta_C$ .  $i_{L(PK)}$ ' is:

$$i_{L(PK)}' = \left(\frac{2k_C}{k_R}\right)^{\frac{1}{3}},$$
 (14)

In this example, the calculated  $i_{L(PK)}$  is 68 mA as Fig. 8 shows.




Fig. 8. Fractional ohmic loss  $\sigma_R$ , charge loss  $\sigma_C$ , total loss  $\sigma_{TOT}$  across  $i_{L(PK)}$ .

# III. VALIDATION

# A. Optimal Switches

The total  $P_{MOS}$  lost in the energizing switches  $M_{EI}$  and  $M_{EG}$  is shown in Fig. 9. Simulated using a 180-nm process, an 8470- $\mu$ m  $W_{EI}$  and a 4650- $\mu$ m  $W_{EG}$  give the lowest total  $P_{MOS}$ , which is 4.1  $\mu$ W. Compared with calculated values listed in Table I, this theory has 1.3% and 1.4% error in  $W_{EI}$  and  $W_{EG}$  calculation.




Fig. 9. Simulated MOS energizing switch losses across  $W_{\text{EI}}$  and  $W_{\text{EG}}$ .

Fig. 10 shows the simulated total  $P_{MOS}$  caused by the draining switches  $M_{DO}$  and  $M_{DG}$ . Similarly, an 8470- $\mu$ m  $W_{DO}$  and a 4650- $\mu$ m  $W_{DG}$  give the lowest total  $P_{MOS}$ , which is 4.1  $\mu$ W, and the error is 1.3–1.4%. Because  $v_{IN}$  equals  $v_{O}$  in this design example, so both the converter topology and the  $v_{IN}$  &  $v_{O}$  settings are symmetric. Thus, both calculation and simulation result in the same optimal widths for NMOS ground switches  $M_{EG}$  and  $M_{DG}$ , and PMOS input/output switches  $M_{EI}$  and  $M_{DO}$ .




Fig. 10. Simulated MOS draining switch losses across  $W_{DG}$  and  $W_{DO}$ .

Calculated optimal widths are larger than simulated because this theory neglects gate driver shoot-through loss  $P_{ST}$  [13], which effectively underestimates  $k_{MC}$ .  $P_{ST}$  is the loss when both NMOS and PMOS in a driver are conducting. Nonetheless, with lowest-delay drivers as described in [13], drivers shoot through for less than 450 ps in simulation and the resulting error is less than 1.4%.

# B. Optimal Inductor & Peak Current

Fig. 11 and 12 shows simulated  $\eta_C$  and  $\sigma_{TOT}$  across  $L_X$  and  $i_{L(PK)}$ , with optimal power switches. The simulation targets a  $3.0\times3.0\times1.5$  mm³ off-the-self inductor series, which presents about 55.5 m $\Omega$  ESR per micro-Henry. Simulated  $L_X'$  and  $i_{L(PK)}'$  is  $8.0~\mu H$  and 66 mA, respectively. Compared with the calculated results listed in Table I, the theory has 4.9% and 3.0% error in  $L_X'$  and  $i_{L(PK)}'$  calculation, respectively. Simulated  $i_{L(PK)}'$  is lower than calculated. Because simulated optimal switches are smaller and more resistive than calculated, so in simulations, a lower-than-predicted  $i_{L(PK)}'$  balances  $P_R$  and improves  $\eta_C$  as (14) indicates.

This theory underestimates  $\sigma_{TOT}$  because shoot-through, deadtime, &  $i_{DS}$ - $v_{DS}$  overlap losses are not included [14]. However, portable devices and microsensors consume about or less than tens of milli-Watts. For such  $P_O$  and  $i_{L(PK)}$ , these losses are not significant.  $C_O$ 's ESR loss is neglected since the ESR of surface-

mount device can be as low as 25 m $\Omega$  [15], which is much lower than R<sub>L</sub>. Thus, this theory only underestimates  $\sigma_{TOT}$  by 4.8%.




Fig. 11. Simulated  $\eta_C$  across  $L_X$  and  $i_{L(PK)}$ .

Table I details the calculated and simulated optimal design parameters, optimal fractional loss  $\sigma_{TOT}$ , optimal  $\eta_C$  (denoted as  $\eta_C$ ), and the corresponding percentage error. In sum, the error is 0.3–4.9% for design parameters, 4.8% for  $\sigma_{TOT}$  and 0.3% for  $\eta_C$ , which proves the accuracy and effectiveness of this theory.




Fig. 12. Simulated total fractional loss  $\sigma_{TOT}$  across  $L_X$  and  $i_{L(PK)}$ .

TABLE I: OPTIMIZATION ERROR

Parameter	Calc.	Sim.	Error	Parameter	Calc.	Sim.	Error
L <sub>X</sub> '	7.6 µH	8.0 μΗ	4.9%	i <sub>L(PK)</sub> '	68 mA	66 mA	3.0%
W <sub>EI</sub> '	8583 μm	8470 μm	1.3%	$W_{EG}$ '	4717 μm	4650 μm	1.4%
W <sub>DG</sub> '	4717 μm	4650 μm	1.4%	W <sub>DO</sub> '	8583 μm	8470 μm	1.3%
$\sigma_{TOT}$ '	5.9%	6.2%	4.8%	$\eta_{C}$ '	94.1%	93.8%	0.3%

Simulation Settings:  $v_{IN} = v_O = 1.8 \text{ V}, P_O = 10 \mu\text{W}{-}10 \text{ mW}$ 

# IV. PERFORMANCE

# A. Loss Breakdown

Fig. 13 shows simulated loss breakdown of the design example. With the switching scheme described in Section II.A, fractional ESR loss  $\sigma_{RL}$ , MOS loss  $\sigma_{MOS}$ , and  $C_{SW}$  loss  $\sigma_{CSW}$  are steady across  $P_O$ . This explains why  $\eta_C$  stays optimally high across  $P_O$ .




Fig. 13. Simulated loss breakdown across output power Po.

Simulated power switches' and gate drivers' leakage is the sub-threshold current when they are idling. Leakage loss  $P_{LK}$  does not scale with  $P_O$ , so fractional leakage loss  $\sigma_{LK}$  keeps rising as  $P_O$  reduces, and  $\eta_C$  cannot be optimally high once  $\sigma_{LK}$  dominates. This is why  $\eta_C$  drops when  $P_O$  reduces, as Fig. 14 shows.

# B. Efficiency $\eta_C$

Fig.14 shows simulated optimal  $\eta_C$  across  $P_O$  using inductors with different volumes. Usually, a larger volume reduces inductor ESR and improves inductor quality factor [16]. This implies  $P_{RL}$  will decrease if an inductor with a larger volume is chosen. Therefore, the maximum  $\eta_C$  rises if an inductor with larger volume is used.





Fig. 14. Simulated efficiency  $\eta_{\text{C}}$  across  $P_{\text{O}}$  with different inductor volumes.

Labelled in Fig. 14,  $P_{O(SAT)}$  is the  $P_O$  at which  $\eta_C$  saturates to the maximum efficiency  $\eta_{C(MAX)}$ . This paper defines  $P_{O(SAT)}$  if  $\eta_C$  reaches 98% of  $\eta_{C(MAX)}$ . Despite  $P_{LK}$  reduces  $\eta_C$  when  $P_O$  is low,  $\eta_C$  drops less than 2% across  $1000-1300\times P_O$  variation. This switching scheme results in a  $104-135\times$  increase in  $P_O$  range compared to [8]. Feedback control is designed so the SL always delivers the optimal energy packet and only varies  $f_{SW}$ , and a controller like that in [9] can serve this purpose. Also, conversion ratio affects  $t_E$ ,  $t_D$ , and  $t_C$  in DCM, and process technology affects  $L_{MIN}$ , which this theory have taken into account in (2)–(5) and (12)–(14). Thus, this theory applies to various  $v_{IN}$ - $v_O$  combinations and process technologies.

# C. State of the Art

A SL charger-supply is presented in [9] without optimizing  $L_X$ . Because [9] reports measured data while this paper reports simulated data. For fairness, instead of directly comparing with the measured  $\eta_C$  in [9], this paper re-simulates  $\eta_C$  using the same  $v_{IN}$ ,  $v_O$ ,  $L_X$ ,  $R_L$ , and  $i_{L(PK)}$  as in [9]. Then, this paper simulates the  $\eta_C$  with the optimal  $L_X$  and  $i_{L(PK)}$  (while keeping the same  $v_{IN}$ ,  $v_O$ , and  $k_{LX}$ ), and illustrates  $\eta_C$  improvement.



**Fig. 15**. Simulated  $\eta_C$  improvement by optimizing  $L_X$ .

Dashed lines in Fig. 15 shows the re-simulated  $\eta_C$  using the same settings as in [9]. For a  $1.6 \times 0.8 \times 0.8$  mm³  $L_X$ ,  $L_X$  is 22  $\mu$ H with 2  $\Omega$  ESR in [9], and re-simulated  $\eta_{C(MAX)}$  is 89.2%. As the black solid line shows in Fig. 15, using this proposed theory, the optimal  $L_X$  is 4.4  $\mu$ H with 244 m $\Omega$  ESR, and simulated  $\eta_{C(MAX)}$  can reach 95.6%.  $\eta_{C(MAX)}$  improvement is 6.4%. For a  $3.0 \times 3.0 \times 1.5$  mm³  $L_X$ ,  $L_X$  is 18  $\mu$ H with 1  $\Omega$  ESR in [9], and re-simulated  $\eta_{C(MAX)}$  is 95.1%. Using this proposed theory, the optimal  $L_X$  is 6.3  $\mu$ H with 573 m $\Omega$  ESR, and simulated  $\eta_{C(MAX)}$  can reach 97.2% as the grey solid line shows in Fig. 15.  $\eta_{C(MAX)}$  improvement is 2.1%. Table II details the design parameters with and without optimizing  $L_X$  for comparable state-of-the-arts (that reports  $k_{LX}$  and uses the same process technology).

TABLE II: COMPARISON WITH THE STATE OF THE ART

Parameters	1.6 × 0.8 ×	$0.8 \text{ mm}^3 \text{ L}_{\text{X}}$	$3.0 \times 3.0 \times 1.5 \text{ mm}^3 \text{ L}_X$			
1 at affecters	[9]	Optimal	[9]	[12]	Optimal	
L <sub>X</sub> '	22 μΗ	6.3 μΗ	18 μΗ	47 μΗ	4.4 μΗ	
R <sub>L</sub> '	2 Ω	570 mΩ	1 Ω	2 Ω	$240~\mathrm{m}\Omega$	
i <sub>L(PK)</sub> '	*31 mA	26 mA	*31 mA	*17 mA	57 mA	
Sim. η <sub>C</sub> '	89.2%	95.6%	95.1%	96.0%	97.2%	

Simulation Setting:  $v_{IN} = 1.8 \text{ V}$ ,  $v_O = 1.0 \text{ V}$ ,  $P_O = 10 \text{ }\mu\text{W}-10 \text{ }m\text{W}$ . \*Extrapolated from transient waveforms.

# V. CONCLUSIONS

This paper theorizes the optimal inductor and the optimal peak

current for switched-inductor dc-dc converters, in order to achieve the highest DCM efficiency. With insightful analytical equations, the optimal inductor, peak current, and power switch sizing can be accurately derived. This proposed cooptimization strategy is absent in the state of the art. This theory is accurate and only produces 0.3–4.9% error when calculating the optimal setting. Using 180-nm process, the proposed SL buck-boost can achieve 93.8% efficiency with a  $3.0 \times 3.0 \times 1.5 \text{ mm}^3$  inductor. Compared with the state of the art, efficiency can be improved by 6.4% if the inductor is optimized.

## ACKNOWLEDGMENT

The authors thank Drs. A. Blanco, O. Lazaro, N. Xing, J. Morroni and Texas Instruments for their sponsorship.

### REFERENCES

- [1] H. Park, B. Myung and S. K. Yoo, "Power consumption of wireless EEG device for BCI application: Portable EEG system for BCI," 2013 International Winter Workshop on Brain-Computer Interface (BCI), Gangwon, Korea (South), 2013, pp. 100-102.
- [2] R. Palit, K. Naik and A. Singh, "Estimating the energy cost of communication on portable wireless devices," 2008 1st IFIP Wireless Days, Dubai, United Arab Emirates, 2008, pp. 1-5.
- [3] Min Chen and G. A. Rincón-Mora, "Accurate electrical battery model capable of predicting runtime and I-V performance," in *IEEE Transactions* on *Energy Conversion*, vol. 21, no. 2, pp. 504-511, June 2006.
- [4] S. Saxena, G. Sanchez and M. Pecht, "Batteries in portable electronic devices: A user's perspective," in *IEEE Industrial Electronics Magazine*, vol. 11, no. 2, pp. 35-44, June 2017.
- [5] J. Suh, J. Seok and B. Kong, "A fast response PWM buck converter with active ramp tracking control in a load transient period," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, no. 3, pp. 467-471, March 2019.
- [6] M. Manninger, "Power management for portable devices," ESSCIRC 2007 - 33rd European Solid-State Circuits Conference, Munich, Germany, 2007, pp. 167-173.
- [7] S. Kim et al., "Design of a high efficiency DC–DC buck converter with two-step digital PWM and low power self-tracking zero current detector for IoT applications," in *IEEE Transactions on Power Electronics*, vol. 33, no. 2, pp. 1428-1439, Feb. 2018.
- [8] G. Yu, K. W. R. Chew, Z. C. Sun, H. Tang and L. Siek, "A 400 nW single-inductor dual-input-tri-output DC-DC buck-boost converter with maximum power point tracking for indoor photovoltaic energy harvesting," in *IEEE Journal of Solid-State Circuits*, vol. 50, no. 11, pp. 2758-2772, Nov. 2015.
- [9] R. Damodaran Prabha and G. A. Rincón-Mora, "Light-harvesting CMOS power-supply system for 0–10-mW wireless microsensors," in *IEEE Sensors Journal*, vol. 19, no. 2, pp. 726-734, 15 Jan.15, 2019.
- [10] G. A. Rincón-Mora, "Power IC Design: Top-Down Approach", Lulu Press Inc., Morrisville, North Carolina, 2016.
- [11] G. Majumdar, T. Oi, T. Terashima, S. Idaka, D. Nakajima and Y. Goto, "Review of integration trends in power electronics systems and devices," CIPS 2016; 9th International Conference on Integrated Power Electronics Systems, Nuremberg, Germany, 2016, pp. 1-10.
- [12] R. Damodaran Prabha and G. A. Rincón-Mora, "0.18-µm Light-Harvesting Battery-Assisted Charger-Supply CMOS System," in *IEEE Transactions on Power Electronics*, vol. 31, no. 4, pp. 2950-2958, April 2016.
- [13] Jan M. Rabaey, "Digital Integrated Circuits: A Design Perspective", Prentice Hall, Upper Saddle River, New Jersey, 1996.
- [14] R. Damodaran Prabha, G. A. Rincón-Mora and S. Kim, "Harvesting circuits for miniaturized photovoltaic cells," *IEEE International Symposium of Circuits and Systems (ISCAS)*, Rio de Janeiro, Brazil, 2011, pp. 309-312.
- [15] Vishay Technologies, T59-Series datasheet, [Online]. Available: https://www.vishay.com/docs/40191/t59.pdf
- [16] A. Rand, "Inductor size vs. Q: A dimensional analysis," in *IEEE Transactions on Component Parts*, vol. 10, no. 1, pp. 31-35, March 1963.