

A Trimless, Package-Shift Compensated, High PSR, Low Dropout CMOS Regulated Reference

Vishal Gupta Prof. Gabriel A. Rincón-Mora Georgia Tech Analog and Power IC Design Lab

ED





Error Se		CMOS Ba	andgap
	Refei	rences	
ERROR	TYPICAL 3-σ VALUE	RELATIVE MAGNITUDE	CAN BE TRIMMED?
Opamp offset	± 10 mV	Very Large	No
Package-Shift	± 7 mV	Large	No
V <sub>BE</sub> spread	± 24 mV	Very Large	Yes
Current-mirror mismatch	± 10%	Large	Yes
Resistor mismatch	± 1%	Large	Yes
Transistor mismatch	± 1%	Small	Yes
Resistor tolerance	± 20%	Small	Yes

