A High Efficiency, Soft Switching DC-DC Converter with Adaptive Current Ripple Control for Mobile, Battery-Powered Applications

GTAC Research Review

Siyuan Zhou

Advisor: Prof. Gabriel A. Rincón-Mora

Analog Integrated Circuits Laboratory School of Electrical and Computer Engineering Georgia Institute of Technology

October 31, 2003

Abstract

Motivation for Improving Efficiency in Mobile Applications

- Portable application Compact, low power, low cost, SOC
- Process technology advancement Low voltage circuits Single battery operation
- Highly power efficient DC-DC converter
- Portable devices operate in stand-by mode most of the time

Research Goal

Improve *power efficiency*, especially at *light loads*, of integrated DC-DC converters for *portable*, *battery-powered* applications.

Background: power losses

Conduction losses

Load current (DC) loss Current ripple (AC) loss

- Switching losses

V-I overlap loss Gate-drive loss

Light-load efficiency is crucial

for extending battery life

Classification of Power Losses

Partition of Efficiency Curves



Current Ripple: systematic, steady-state (large) ripple

Conclusions

- For region I: Synchronous mode is the best
- For region II: Soft switching or decrease the frequency is the best
- For region III: Reduce the current ripple is the best
- For region IV: Decrease the frequency is the best

Soft switching + Reduce current ripple to optimize the efficiency !





Existing Soft Switching Techniques

• Soft switching: Turn on/off MOS switches when $V_{ds} = 0$ or $I_{ds} = 0$



- Advantage:
 - Small current ripple in L_f, good accuracy
- **Disadvantage:**
- Diode: voltage drop and more losses
- Fixed losses in S, D, L, C, degrade light-load efficiency
- **Conclusion:**
 - Not suitable for low voltage and light loads

[1] R.N. Prado, "A New ZVT PWM Converter Family: Analysis, Simulation and Experimental Results," 9 th Annual Applied Power Electronics Conference and Exposition, Vol. 2, 1994, pp. 978-983.



- Only 1 additional off-chip component, 1 cell
- Disadvantage: Large and constant current ripple losses
- Conclusion:

Suitable for light loads, but needs modification

[2] A.J. Stratakos, S.R. Sanders and R. Brodersen, "A Low-Voltage CMOS DC-DC Converter for a Portable Battery-Operated System," 25th Annual IEEE Power Electronics Specialists Conference, Vol. 1, 1994, pp. 619-626.

GTAC Review, Fall 2003

Proposed Technique - Control Strategy

- Idea:
 - Soft switching over wide load range while adaptively controlling current ripple
 - Mode hopping to the most efficient mode depending on the load current
- Control Strategy:
 - Mode 1 (high and moderate loads):
 Soft switching in CCM
 Minimum current ripple
 - ➡ Highest f_s (e.g. 2 MHz)
- Mode 2 (light loads):
 Soft switching in synchronous DCM
 Current ripple proportional to I_{load}
 → f_S is first lowered (e.g. 430 kHz), then
 f_S ↑ with I_{load} ↓ (e.g. 430 kHz to 1 MHz)



^[1] B. Arbetter, R. Erickson and D. Maksimovic, "DC-DC Converter Design for Battery-Operated Systems," 26th Annual IEEE Power Electronics Specialists Conference, Vol 1, 1995, pp. 103–109.

GTAC Review, Fall 2003

Proposed Technique - Implementation

- Assumption: Output voltage ripple is dominated by the ESR of the filter capacitor
- Hysteretic Control Why?
 - Simple topology, low cost
 - Inherently stable (no compensation)
 - Fast transient response

- Programmable hysteresis (V_{hvst})
- Self oscillating, f_S = f (V_{hyst})
- The User-Programmable Hysteretic Comparator^[1]

$$\Delta I_{Lf} = \frac{\Delta V_{out}}{R_{Cf_ESR}} = \frac{V_{hyst(U)} + V_{hyst(L)}}{R_{Cf_ESR}}$$



Asymmetrical hysteresis is set to control asynchronous DCM (Mode 3)

[1] G.A. Rincón-Mora, "Accurate, fast, and user programmable hysteretic comparator," United States Patent, No. US 6,229,350 B1, May 8, 2001

Proposed Technique - Implementation



Comments

- Adaptively program (reduce) the hysteresis of comparator 1 in Mode 2 as I_{load} decreases

Proposed Technique - Implementation

Detailed Waveforms of the Proposed Converter



 $V_{11(U)} = V_{11(L)} = 2 V_{21(U)} = 2 V_{21(L)}$ ΔI_{1f} = minimum and constant

 $V_{12(U)} = V_{12(L)} = 1.25 R_{Cf ESR} \times I_{load}$ $\Delta I_{if} = 2.5 I_{load}$



GTAC Review, Fall 2003

Siyuan Zhou

V_{in}

Simulation Results



GTAC Review, Fall 2003

Siyuan Zhou

Conclusion and Future Work

• Advantages:

- At high/moderate loads (Mode 1): soft switching in CCM, minimum ΔI_{Lf}
- At light loads (Mode 2): soft switching in synchronous DCM, ΔI_{Lf} proportional to I_{load}
- At very light loads (*Mode 3*): constant ΔI_{Lf} in asynchronous DCM, so $\eta \neq f(I_{load})$
- Use hysteretic control in all three modes: simple, fast, and adaptive

Disadvantages and Problems:

- Variable frequency leads to EMI problem. But at light loads, the power is small and spread.
- For very small filter capacitor ESR (ceramic capacitor), ΔI_{Lf} and ΔV_{out} are orthogonal.
- Internal delay and resonance at light loads make the actual ripple larger than designed.

• Conclusion:

- The proposed control strategy significantly improves *light-load efficiency* of DC-DC converters by *adaptively controlling the current ripple*.
- The proposed circuit implementation is suitable for *low voltage* DC-DC converters in *portable, battery-powered applications*.
- Future Work: Prove the concept by prototyping on a PCB and integrated circuit.