ECE 3040B Microelectronic Circuits

Exam 2

March 21, 2002

Dr. W. Alan Doolittle

Print your name clearly and largely:	Solutions
	0,0,00000000000000000000000000000000000


Instructions:

Read all the problems carefully and thoroughly before you begin working. You are allowed to use 1 new sheet of notes (1 page front and back), your note sheet from the previous exam as well as a calculator. There are 100 total points in this exam plus 10 points bonus (all or nothing). Observe the point value of each problem and allocate your time accordingly. SHOW ALL WORK AND CIRCLE YOUR FINAL ANSWER WITH THE PROPER UNITS INDICATED. Write legibly. If I can not read it, it will be considered to be a wrong answer. Do all work on the paper provided. Turn in all scratch paper, even if it did not lead to an answer. Report any and all ethics violations to the instructor. Good luck!

Sign your name on \underline{ONE} of the two following cases:

I DID NOT observe any ethical violations during this exam:

I observed an ethical violation during this exam:




Test Score

Class Totals	Problem # ==>	#1	#2	#3	#4	#5	#6	#7	#8	Bonus	
Number of Tests=	57										
Point Value of problem=		5	5	5	5	5	15	20	40	10	
Individual Problem Average=		22.8	36.8	93.0	82.5	80.7	81.4	30.5	45.4	3.5]
Exam Average=	52.6										
Exam Standard Deviation=	17.4										
Exam Max=	95.0										
Exam Min=	23.0										

First 40% Multiple Choice (Select the most correct answer)

- 1.) (5-points) The built in potential of a p-n junction is:
 - a.) Is smaller when the doping concentrations in the n and p regions are large
 - b.) Sets a practical upper limit to voltage that can be applied in reverse bias
 - c.) Sets a practical upper limit to voltage that can be applied in forward bias
 - d.) Is equal to 0.6 to 0.7 for all diodes.
 - e.) None of the above.
- 2.) (5-points) The diffusion capacitance of a p-n junction...
 - a.) ...is negligible in forward bias.
 - b.) ...is always larger than the depletion capacitance
 - (c.) ... results from minority carrier injection across the junction under forward bias
 - d.) ...results from majority carriers seperated by the depletion region
 - e.) both a and c
- 3.) (5-points) Which of the following bias diagrams is consistent with reverse bias (all three diagrams must be correct, i.e. the schematic symbols, energy band diagrams and the material drawing must have the correct polarity)?



- 4.) (5-points) If a Clemson engineer wanted to bias this transistor into inverse active mode, which of the following is true?
 - a. V3>V1 and V1>V3
 - b. V1>V2 and V3>V2
 - c. V2>V3 and V1>V3
 - (d. V2>V1 and V2<V3
 - e. You cannot bias a transistor without resistors.
- 5.) (5-points) For what conditions can the Ebers-Moll model be used?
 - a. DC solutions
 - b. Transient solutions
 - c. AC solutions
 - d. All of the above
 - e. None of the above (the Ebers-Moll Model can never be solved).
- 6.) (15-points)

For the each of the following transistor bias modes circle the letter of all phrases that are true: Saturation:


- a.) Useful for amplifiers
- (b.) Useful as a conducting switch
- c.) Useful as a switch that is not conducting
- d.) Has a forward biased base-emitter junction
- Has a reverse biased base-collector junction
- f.) Has a reverse biased base-emitter junction
- g.) Has a forward biased base-collector junction
- h.) Can be analyzed using the Ebers-Moll Model
- i.) Can be analyzed using the small signal model

Cutoff:

- j.) Useful for amplifiers
- k.) Useful as a conducting switch
- (1.) Useful as a switch that is not conducting
 - m.) Has a forward biased base-emitter junction
 - n.) Has a forward biased base-collector junction
- o.) Has a reverse biased base-emitter junction
- p.) Has a reverse biased base-collector junction
- q.) Can be analyzed using the Ebers-Moll Model
- r.) Can be analyzed using the small signal model

Forward Active:

- s.) Useful for amplifiers
- t.) Useful as a conducting switch
- u.) Useful as a switch that is not conducting
- v.) Has a forward biased base-emitter junction
- w.) Has a forward biased base-collector junction
- x.) Has a reverse biased base-emitter junction
- y.) Has a reverse biased base-collector junction
- z.) Can be analyzed using the Ebers-Moll Model
- aa.) Can be analyzed using the small signal model





7.)(20-points)

You are asked to design a automotive battery charger using a 60 Hertz sinusoidal voltage source described by, $V_s=V_{amp}cos(2\pi60t)$. In order to prevent the battery from overheating (and possibly exploding) two conditions must apply: 1.) The charging duty cycle (percentage of the 60 hertz cycle the for which the battery is charging) must be kept to 1/3 a cycle (i.e. charging only occurs for 1/3 of the 60 Hertz cycle) and 2.) the peak current drawn must be less than 0.12 A. Using the ideal diode model,

determine the proper value of V_{amp} and R to achieve the design goal. The diode only conducts current (charges the battery) when Vs>12V. This means we need to pick Vamp such that Vampeos (2TT60x) is only greater than 12 V for 1/3 of cycle. Note: At the istant the Diode sees from off to on no current flows so Vs = 12V. Thus, Vamp (2 Tr 60) 360] = 12 V

Charging these periods cos(21760x) 1/3 the cycle $T = \frac{1}{60} sec$ 16 cycle evele Period of 1 ddd tosether to set 13 cycle some need to use t = Tor I sec Varp = 24 V

D1

12V


R

Vs

A+ the peak voltage, peak current will be drawn. Thus

(4th Section - 40%) Pulling all the concepts together for a useful purpose:

8.) (40-points) Given the following amplifier circuit and BJT Parameters, what is the AC voltage gain, VoutAC/Vin? Assume: β_{DC} =100, Early voltage, V_A is infinite, turn on voltages for all forward biased junctions are 0.7 V, the saturation current, I_S = I_o =1e-22A for D1 and D2. You may assume all capacitors are very large values and are thus, AC shorts. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances. Also, neglect all resistances that result from quasineutral regions. Hints: Due to the very small I_S of the diodes, the DC diode currents can be neglected in the calculation of the transistor bias condition. Use the CVD model for DC solutions. You may need to use the full mathematical diode model in part of your calculations when converting to the small signal model.



D.C. Solution: Noting that the p-n junctions of the diodes are aligned with the p-n junctions of the transistors, the diodes do not effect the DC solution. Thus we assume forward active mode.

(see next pase)

Extra work can be done here, but clearly indicate with problem you are solving. The venizing the base circuit to the left of Da. $\frac{1}{15} + \frac{1}{15} = \frac{100 \text{ ft}}{15 - 183 - 184 + 15 = 0}$ $\frac{1}{15} - \frac{1}{150 \text{ k}} = \frac{30 \text{ V}}{150 \text{ k}} = \frac{30}{150 \text{ k}} = 0.2 \text{ m A}$ V+hB = 15 - 100KI =-5V R+hB= 100 / 1150 / = 33,3 / -15V=+ (-5V) - Izh (33,3K) - 0.7 - IE (100+1K) _ 9.3 = IB(33.3 + (B+1)(1.14)IB= 64.4 mA Ic = 6,44mA $I_E = 6.5 \text{ mA}$ $V_E = -15 + I_E(1.1 \text{ K}) = -7.85 \text{ V}$ VB= VE + 0.7 = -7,15 V Vc = 15V-Iclk = 8,56V VB>VE + Vc> V5 Forward active + Riode assumptions

Extra work can be done here, but clearly indicate with problem you are solving.

$$\frac{1}{10} \frac{1}{10} \frac{1}{10}$$

Extra work can be done here, but clearly indicate with problem you are solving.

$$\frac{N_{out}}{N_{in}} = \frac{N_{out}}{I_{ib}} \frac{N_{ib}}{N_{ih}} \frac{N_{ih}}{N_{in}} = \frac{0.03555}{I_{ih}} \frac{1}{I_{ih}} \frac{N_{ih}}{N_{ih}} \frac{N_{ih}}{N_{ih}} = \frac{1}{I_{ih}} \frac{1}{I_{ih$$

Bonus (10 points): In problem 8, if the diodes are removed, what is the maximum amplitude of a voltage sine wave at the collector that can be generated without distortion.

