In Class Example of a "Simplified" Inverter Mask set: You probably will not want to print this file.

Note: this example is meant to show effects of resolution and alignment only and is NOT the process used to produce most CMOS inverters

Top View of a p-type wafer

Georgia Tech

In Class Example of a "Simplified" Inverter Mask set: Probably will not want to print. Note: this example is meant to show effects of resolution and alignment only and is NOT the process used to produce most CMOS inverters



... open windows in oxide and add n-type well

Georgia Tech







Define the gate oxide

Georgia Tech

ECE 6450 - Dr. Alan Doolittle



Define the contact to the gate

Georgia Tech

ECE 6450 - Dr. Alan Doolittle







Effect of improper Registration (Source/drain PMOS Mask layer)



Georgia Tech

Effect of improper Registration (Source/drain PMOS Mask layer)



Georgia Tech

Effect of improper Resolution (Gate contact window of NMOS Mask layer not resolved)



Georgia Tech