

Gate Oxide Scaling for sub 100 nm Transistors

Amit Mohan

To be covered

- Why to scale oxides?
- Benefits of oxide scaling
- ITRS Road Map
- Limitations of scaling
- Methods of scaling
- Viewpoints
- References


Why Scale?

- Higher Integration Density
- Higher performance
- Higher On Current
- Power dissipation maintained low
- Reduced gate delay
- Improved circuit speed
- Low program voltage of non-volatile memory

Roadmap by ITRS

Year	2000	2001	2002	2003	2004	2005	2008	2011	2014
Technology Generation	165nm	150nm	130nm	120nm	110nm	100nm	70nm	50nm	35nm
Gate Length (nm)	120	100	85	80	70	65	45	32	22
V _{dd} (V)	1.8	1.5	1.5	1.5	1.2	1.2	0.9	0.6	0.6
T _{ox} (nm)	2.5	1.9	1.9	1.9	1.5	1.5	1.2	0.8	0.6
Nominal I _{on} (μA/μm)	750/350	750/350	750/350	750/350	750/350	750/350	750/350	750/350	750/350
Maximum I _{off} (nA/μm)	7	8	10	13	16	20	40	80	160
Gate Delay CV/I (ps)	9.4	8.6	7.3	6.9	6.1	5.7	3.7	2.6	2.4
Gate R _s (Ω/□)	4-6	4-6	4-6	4-6	4-6	4-6	4-6	4-6	4-6
I _g @ 100°C (nA/μm)	7	8	10	13	16	20	40	80	160
Sidewall Spacer (nm)	65-130	59-108	52-104	48-96	44-88	40-80	28-56	20-40	14-28
Active Poly Doping	2.2E20	3.1E20	3.1E20	3.1E20	3.9E20	4.6E20	5.4E20	7.3E20	1.2E21
Silicide Thickness (nm)	45	40	34	32	28	25	20	15	12
Drain Ext. X _j (nm)	36-60	30-50	25-43	24-40	20-35	20-33	16-26	11-19	8-13
Drain Ext. R _s (Ω/□)	310-760	280-730	250-700	240-675	220-650	200-625	150-525	120-450	100-400

Table 1 SIA's 1999 ITRS. High performance logic technology requirements.



1. The National Technology Roadmap for Semiconductors (NTRS) specifies expected trends for oxide thicknesses and supply voltages so that requirements of power dissipation and circuit speed for each successive technology generation are met. The predicted trends are based on simple models and historical scaling data. These roadmaps are often revised (dashed line: 1997, solid line: 1999) to accommodate industry's desire for faster ICs at an earlier date.

Issues: sub 100 nm


Issue	Due to
Short Channel Effect	Reduced channel length with less reduced junction depth and broadness.
Gate Leakage Current	Direct tunneling through ultra-thin oxide.
V_{th} Fluctuations	Gate length fluctuation, Dopants density fluctuations.
Gate Poly Depletion	Solid solubility limit, Increased vertical field, Boron penetration
Junction Capacitance	Higher doping and abrupt junction.
Mobility Degradation	Increased channel doping, Increased vertical field, Boron penetration.
Junction Leakage	Shallow junctions with silicide metallization.
S/D Resistance	Shallow junctions.
Gate Sheet Resistance	Narrow gate length.

Table 2 Issues of the CMOS scaling beyond 100nm.

Limitations

- Oxide breakdown
- Process induced damages
- Oxide leakage and device drift
- Higher I_{off}
- Transistor current and speed
- Reliability

Oxide breakdown



Process induced damage




Fig. 3 Plasma process antenna-effect actually causes less damage to 6.4 nm oxide than 11.6 nm oxide.






Fig. 4 Plasma charging (I_p) resembles a constant-current source rather than a fixed voltage source, therefore does not devastate very thin oxides. Included are three data points.

Oxide leakage and device drift




Direct tunneling may limit oxide scaling to around 2.5 nm.

How to achieve thinner oxides:


- Oxide scaling can be achieved if the following two main issues are addressed
 - Reliability
 - Gate leakage current

Reliability



2. Time sequence of the formation of the percolation path in an oxide film. Initially, at time t_1 , the traps are distributed sparsely. With time, however, the traps begin to form clusters (t_2), one of which may eventually (T_{BD}) short-circuit the gate electrode to the substrate causing device malfunction. Since trap generation is a statistical process, different transistors will require different number of traps before the percolating bridge is completed.

Leakage problem



10. As oxide thickness is reduced, smaller applied voltage results in a specified leakage level. It is clear from this figure that 1 A/cm^2 limit of leakage current will be exceeded for oxides thinner than 1.6 nm if NTRS roadmap voltages are mandated. For 100 A/cm^2 , the thickness limit is 1.1 nm

Alternatives

- replacing SiO_2 with other insulators having lower leakage
- Intelligent circuits
- Higher k-dielectrics
- Use of nitrided oxides
- Metallic gates

Viewpoints

- 1st group:
 - CMOS will continue to scale with corresponding scaling in gate oxide.
 - reliability is ensured
 - leakage will be managed by circuit techniques
 - “mobility limit” will be crossed with better processing.
- 2nd group:
 - leakage and mobility considerations will stop oxide scaling
 - double-gated structures will be necessary to obtain higher drive current.
- 3rd group:
 - leakage would prevent oxide scaling
 - layout difficulties could prevent double-gated structures.
 - alternate dielectrics with planar CMOS topology may be needed.

References

- ***IEEE Circuits and Devices Magazine: A future of function or failure? [CMOS gate oxide scaling]***
- **Electron Devices Meeting, 2001. IEDM Technical Digest. International , 2001: On the gate oxide scaling of high performance CMOS transistors**
- **Electron Devices Meeting, 2001. IEDM Technical Digest. International , 2001: High performance sub-40 nm CMOS devices on SOI for the 70 nm technology node**
- **Nanotechnology, 2001. IEEE-NANO 2001. Proceedings of the 2001 1st IEEE Conference on , 2001: Modeling the limits of gate oxide scaling with a Schrodinger-based method of direct tunneling gate currents of nanoscale MOSFETs**
- **Electron Devices, IEEE Transactions on , Volume: 47 Issue: 7 , July 2000: Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100-nm regime**
- **Device Research Conference, 2000. Conference Digest. 58th DRC , 2000: Design optimization of stacked gate oxides with easy evaluation of gate leakage in deep submicron MOSFET**
- **Microelectronics, 2000. ICM 2000. Proceedings of the 12th International Conference on , 2000: Challenges of CMOS scaling at below 0.1 μm**
- **VLSI Technology, 2000. Digest of Technical Papers. 2000 Symposium on , 2000: Limits of gate-oxide scaling in nano-transistors**
- **Electron Devices Meeting, 2000. IEDM Technical Digest. International , 2000: CMOS device scaling beyond 100 nm**
- **VLSI Technology, 1999. Digest of Technical Papers. 1999 Symposium on , 1999: Severe thickness variation of sub-3 nm gate oxide due to Si surface faceting, poly-Si intrusion, and corner stress**
- **Nuclear Science, IEEE Transactions on , Volume: 45 Issue: 3 Part: 3 , June 1998: Total dose hardness of three commercial CMOS microelectronics foundries**
- **Plasma Process-Induced Damage, 1998 3rd International Symposium on , 1998: Reliability assessment of thin gate oxides with a low level leakage current induced by plasma damage**
- **IEEE Electron Device Letters , Volume: 18 Issue: 6 , June 1997: Experimental confirmation of an accurate CMOS gate delay model for gate oxide and voltage scaling**
- **Electron Devices Meeting, 1996., International , 1996: Gate oxide scaling limits and projection**

End