



7/22/4 (1)

CMOS Logic Gates

The Inverter



A	Z
0	1
1	0

Assume $V_{T0} < V^+$ for M_1 and M_2

$$V_I = V^+ \Rightarrow V_{GS1} = V^+ > V_{T0}$$

$$V_{SG2} = 0 < V_{T0}$$

$\Rightarrow M_1$ IS ON
 M_2 IS OFF

$$\Rightarrow V_O = 0$$

$$V_I = 0 \Rightarrow V_{SG2} = V^+ > V_{T0}$$

$$V_{GS1} = 0$$


$\Rightarrow M_1$ IS OFF
 M_2 IS ON

7/22/4 (2)

Let $L = 0V$, and $H = V^+$. The gate performs the following operations:

$$\begin{array}{ll} v_I = L & v_O = H \\ v_I = H & v_O = L \end{array}$$


We can plot v_O versus v_I as follows:



The noise margin is defined in terms of the voltages V_{IL} , V_{IH} , V_{OL} , and V_{OH} . The noise margins are figures of merit which relate to the susceptibility of the gate being switched by undesirable

7/22/4 (3)

noise at its input. To see how they are defined, consider the following circuit:



Let v_{OA} be connected to v_{IA} .

If $v_{OA} = L$, $v_{OB} = H$ if $V_{OLA} < V_{ILB}$.

We define the low noise margin as

$$NM_L = V_{ILB} - V_{OLA}$$

For identical gates, this becomes

$$NM_L = V_{IL} - V_{OL}$$

If $v_{OA} = H$, $v_{OB} = L$ if $V_{OLA} < V_{IHB}$.

We define the high noise margin

7/22/4

(4)

as

$$NM_H = V_{OHA} - V_{IH B}$$

For identical gates, this becomes

$$NM_H = V_{OH} - V_{IH}$$

The larger NM_L and NM_H , the more immune the gates are to false triggering by unavoidable noise voltages at its input.

If the two MOSFETs have the same value for V_{T0} , it can be shown that

$$V_{IL} = \frac{3V^+ + 2V_{T0}}{8}$$

$$V_{IH} = \frac{5V^+ - 2V_{T0}}{8}$$

$$V_{OL} = \frac{V^+ - 2V_{T0}}{8}$$

$$V_{OH} = \frac{7V^+ + 2V_{T0}}{8}$$

7/22/4

(5)



These equations give

$$NM_L = NM_H = \frac{V^+ + 2V_{T0}}{4}$$

In practice, $V_{T0} \leq \frac{1}{2} V^+$. For $V_{T0} = \frac{1}{2} V^+$, we have

$$NM_L = NM_H = \frac{1}{2} V^+$$

The CMOS NOR Gate



A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

7/22/4 (6)

$$\bar{V}_A = L \quad \bar{V}_B = L$$

\Rightarrow M1 OFF, M2 OFF, M3 ON, and M4 ON

$$\Rightarrow \bar{V}_O = H$$

$$\bar{V}_A = L \quad \bar{V}_B = H$$

\Rightarrow M1 OFF, M2 ON, M3 OFF, and M4 ON

$$\Rightarrow \bar{V}_O = L$$

$$\bar{V}_A = H \quad \bar{V}_B = L$$

\Rightarrow M1 ON, M2 OFF, M3 OFF, and M4 OFF

$$\Rightarrow \bar{V}_O = L$$

$$\bar{V}_A = H \quad \bar{V}_B = H$$

\Rightarrow M1 ON, M2 ON, M3 OFF, and M4 OFF



$$\Rightarrow \bar{V}_O = L$$

\bar{V}_A	\bar{V}_B	\bar{V}_O
L	L	H
L	H	L
H	L	L
H	H	L

This is the
NOR truth
table

7/22/4 (7)

The CMOS NAND Gate



A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0

$$V_A = L \quad V_B = L$$

\Rightarrow M1 ON, M2 OFF, M3 ON, and M4 ON

$\Rightarrow V_o = H$

$$V_A = L \quad V_B = H$$

\Rightarrow M1 OFF, M2 ON, M3 ON, and M4 OFF

$\Rightarrow V_o = H$

$$V_A = H \quad V_B = L$$

\Rightarrow M1 ON, M2 OFF, M3 OFF, and M4 ON

$\Rightarrow V_o = H$

7/22/4 (8)

$$v_A = H \quad v_B = H$$


⇒ M1 ON, M2 ON, M3 OFF, and M4 OFF

$$\Rightarrow v_O = L$$

v_A	v_B	v_O
L	L	H
L	H	H
H	L	H
H	H	L

This is the NAND truth table.

The BJT TTL NAND Gate



7/22/4 (9)

For $V_A = V_B = V^+$, both DA and DB are OFF. DC is turned on and a voltage is applied to the base of Q2 which saturates Q2, i.e. Q2 becomes almost a short circuit. Its emitter voltage increases, which causes Q4 to saturate. Its collector voltage decreases, which cuts off Q4. In this case $V_o \approx 0$, i.e. $V_o = L$.

If either $V_A = 0$ or $V_B = 0$, then DC is OFF. This cuts off Q2 and Q4. The voltage applied to the base of Q3 saturates it. In this case, $V_o \approx V^+$, i.e. $V_o = H$.

Thus the circuit performs the NAND operation. The purpose of D1 is to keep Q3 cut off when Q2 and Q4 are saturated.