COURSE DETAILS AND INFORMATION FOR ECE6412 – ANALOG INTEGRATED CIRCUIT DESIGN II

Instructors: Dr. Phillip E. Allen, Room 292B, Van Leer, 894-6251 (office), (404) 603-9374 (home), pallen@ece.gatech.edu

Dr. Farrokh Ayazi, Room 204, MiRC, 894-9496, farrokh.ayazi@ece.gatech.edu

Lecture: Monday, Wednesday, and Friday, 10:05am to 10:55am, Room C456, Van Leer

Office Hours: Allen: 2-3pm, MW, 1-2pm F or by e-mail <pallen@ece.gatech.edu>. Ayazi:

Electronic Copies of Class Handouts: You may download pdf copies of all classroom material at the following web site: http://users.ece.gatech.edu/~pallen/Academic/

Prerequisite: EE 4430 Analog Integrated Circuit Design I or permission of instructor.

Texts:

Analysis and Design of Analog Integrated Circuits – Fourth Edition, Paul Gray, Paul Hurst, Steve Lewis and Robert Meyer, John Wiley and Sons, Inc., 2001

CMOS Analog Circuit Design – Second Edition, P.E. Allen and D.R. Holberg, Oxford University Press, 2002.

Objectives: The purpose of this course is to enable the student to model, analyze and design analog integrated circuits using bipolar and/or MOS technologies. At the conclusion of the course, the student should be able to successfully perform the electrical and physical design of an op amp or analog circuit of similar complexity in an industrial environment.

Examinations: There will be three, closed book midterm examinations each of 50 minute duration and a 3 hour final examination. The final examination will be given during the regularly scheduled time for the final exam. All grades become final one week after they are returned in class.

Final Exam: The final exam is on Friday, May 2, 2003, from 2:50pm to 5:40pm.

Homework: Homework will be assigned and will be graded.

Course Grading Policy: Your grade will be determined using the following scheme:

Three	midterm exams	. 60%	
Homework			
Final	Exam	30%	

Grades will be assigned on a curve and will not necessarily be consistent with 100>A>90, 90>B>80, etc..

Computer Usage: You are expected to be able to use HSPICE or PSPICE for classroom assignments. Most assignments using the computer will work on the student version of PSPICE. The educational version of PSpice for the PC is free and downloadable from:

http://www.orcad.com/products/pspice/eval_f.htm

Attendance: You are responsible for all course materials, announcements, notes, etc. made during our regular class meeting times. Prompt arrival to class is appreciated.

Academic Honesty: It is the responsibility of the instructor to encourage an environment where you can learn and your accomplishments will be rewarded fairly. Any behavior that compromises the basic rules of academic honesty as described in the General Catalog will not be tolerated.

Classroom Behavior: Smoking, drinking and eating is prohibited in the classroom by Institute rules.

Week	Date	Lect. #	Торіс	GHLM	AH		
	1/6	010P	Introduction, ECE 4430 Review	1-75	-		
1	1/8	020P	ECE 4430 Review, Continued	78-154	-		
	1/10	030P	ECE 4430 Review, Continued	170-336	-		
	1/13	040F	Common source, common emitter	384-398	218-221		
2	1/15	050F	Followers	344-362	221-226		
	1/17	060P	Push-pull output stages	362-384	226-229		
	1/20		Holiday				
3	1/22	070P	Frequency response, single stage I	488-504	-		
	1/24	080P	Frequency response, single stage II	504-516	-		
	1/27	090F	Multiple-atage frequency response I	516-527	-		
4	1/29	100F	Multiple-stage frequency response II	527-537	-		
4	1/31	110F	Introduction and characterization of the op amp	404-424	243-249		
	2/3	120P	Compensation of Two-Stage Op Amps	425-434	249-260		
5	2/5	130P	Compensation of Two-Stage Op Amps	638-652	260-269		
-	2/7	140P	Simple CMOS op amps	425-434	249-253		
	2/10	-	Examination No. 1				
6	$\frac{2}{12}$	150X	Simple BIT op amps	425-434			
Ũ	_,	10 011	simple zer op amps	453-454	249-253		
	2/14	160P	MOSFET Op Amp Design	472-480	269-286		
	2/17	170P	Intuitive analysis of analog circuits	472-480	269-286		
_	$\frac{2}{19}$	180P	Power supply rejection ratio	-	286-293		
1	$\frac{1}{2/21}$	190P	Cascode op amps-I	434-439	293-309		
	2/24	200P	Cascode on amps-II	443-453	293-309		
8	2/26	210F	DC analysis of the 741 on amp	454-462	-		
0	2/28	220F	AC analysis of the 741 op amp	462-472	_		
	3/3-3/7	2201	Spring Break	102 172			
	3/10	230F	741 frequency response	537-544	_		
9	3/12	2301 240F	Simulation and measurement of on amps	579-587	310-323		
	$\frac{3}{12}$	250F	Introduction to feedback concepts	553-563	-		
	3/17	2301	Examination No. 2	333 303			
11	3/17	260F	Shunt-shunt feedback	563-560			
11	3/19	2001 270F	Series-series feedback	569-579	_		
	3/21	2701 280E	Series shunt and shunt series feedback	570 587	_		
12	3/24	2001 2005	Feedback circuit analysis using raturn ratio	500_612	_		
12	3/20	2901 300P	Buffered on amps	399-013	38/-303		
	3/20	310D	High speed/frequency on amps	_	368-381		
13	$\Delta I \gamma$	320D	Differential output on amps	808-857	384-303		
15	$-\pi/2$ Δ/Λ	3201 330D	Low power on amps		303-107		
	4/7	240D	Low power op amps	700 700	402 414		
14	-+// //0	340F 350D	Low voltage on amos	/00-/90	402-414		
14	ייד ⊿/11	360F	Characterization of comparators	-	430-432		
	<u> </u>	3001	Examination No. 2		+37-444		
15	4/14 1/16	370E	Examination NO. J Two stage open loop comparators I		115 161		
15	4/10 //18	380F	Two-stage, open-loop comparators II	-	145_161		
	+/10 //21	200F	1 wo-stage, open-100p comparators	-	443-401		
16	4/21 4/22	390F 400E	Discrete time comparators	-	401-4/3		
10	4/25	400F 410E	Listicite-time comparators	-	413-403		
l	4/2J	410F	right-speed comparators	-	403-400		
The final exam is scheduled for Friday, May 2, 2003, from 2:50pm to 5:40pm.							

Weekly Coverage of Topics for ECE6412