FINAL EXAMINATION

NAME					SCORE			
Problem	0	0	3	4	5	6	7	8
Score								

INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of 8, 20-point problems of which you are to work only 6 for a total of 120 points. You must attempt problems 1 and 2. All other problems are optional. **Please circle the number in the table above of the remaining three problems you wish graded.** If you do not indicate the problems to be graded, then problems 1 through 6 will be graded regardless of whether they are worked or not. Be sure to turn in only the 6 problems you wish graded in proper numerical order. Please show your work leading to your answers so that maximum partial credit may be given where appropriate.

Problem 1 - (20 points - This problem is required)

If the folded-cascode op amp shown having a small-signal voltage gain of 7464V/V is used as a comparator, find the dominant pole if $C_L = 5$ pF. If the input step is 10mV, determine whether the response is linear or slewing and find the propagation delay time. Assume the parameters of the NMOS transistors are K_N '=110V/ μ A², $V_{TN} = 0.7$ V, $\lambda_N = 0.04$ V⁻¹ and for the PMOS transistors are K_P '=50V/ μ A², $V_{TP} = -0.7$ V, $\lambda_P = 0.05$ V⁻¹.



Problem 2 - (20 points - This problem is required)

A comparator consists of an amplifier cascaded with a latch as shown below. The amplifier has voltage gain of 10V/V and $-f_{-3dB} = 100$ MHz and the latch has a time constant of 10ns. The maximum and minimum voltage swings of the amplifier and latch are V_{OH} and V_{OL} . When should the latch be enabled after the application of a step input to the amplifier of $0.05(V_{OH}-V_{OL})$ to get minimum overall propagation time delay? What is the value of the minimum propagation time delay? It may useful to recall that the propagation time delay of the latch is given as $t_p = \tau_L ln \left(\frac{V_{OH}-V_{OL}}{2v_{il}}\right)$ where v_{il} is the latch input (ΔV_i of the text).

Enable

S02FEP2

Problem 3 - (20 points - This problem is optional)

If $R_1 = R_2$ of the circuit shown, find an expression for the small-signal output resistance R_{out} ignoring R_L . Repeat including the influence of R_L on the output resistance. Let $R_1=R_2$ and $R_L = 1k\Omega$, dc currents through M1 and M2 be 500µA, $W_1/L_1 = 100\mu m/1\mu m$ and $W_2/L_2 = 200\mu m/1\mu m$. Find the value of R_{out} . Assume the parameters of the NMOS transistors are K_N '=110V/µA², $V_{TN} = 0.7V$, $\lambda_N=0.04V^{-1}$ and for the PMOS transistors are K_P '=50V/µA², $V_{TP} = -0.7V$, $\lambda_P=0.05V^{-1}$. Assume that $R_2 >> r_{ds1}$ or r_{ds2} .



Problem 4 - (20 points - This problem is optional)



capacitors in this problem that you can calculate from the information given. (c.) What is the –3dB frequency in Hertz?

Problem 5 - (20 points - This problem is optional) The simplified schematic of a feedback amplifier is shown. Use the method of feedback analysis to find v_2/v_1 , $R_{in} = v_1/i_1$, and $R_{out} = v_2/i_2$. Assume that all transistors are matched and that $\beta = 100$, $r_{\pi} = 5k\Omega$ and $r_o = \infty$.



Problem 6 - (20 points - This problem is optional)

A voltage follower feedback circuit is shown. For the MOS transistor, $I_D = 0.5$ mA, $K' = 180\mu$ A/V², $r_{ds} = \infty$, and W/L = 100. Although, the bulk effect should be considered, g_{mbs} , for simplicity ignore the bulk effects in this problem. For the op amp, assume that $R_i = 1$ M Ω , $R_o = 10$ k Ω , and $a_v = 1000$. Calculate the input resistance and output resistance using Blackman's formula given below.

$$R_{out} = R_{out} \text{ (Controlled source =0)} \left[\frac{1 + RR(\text{output port shorted})}{1 + RR(\text{output port open})} \right]$$

$$V_{DD}$$

$$V_{DD}$$

$$V_{DD}$$

$$V_{Out}$$

$$V_{out}$$

$$V_{Out}$$

$$V_{Out}$$

$$V_{Out}$$

$$V_{SS}$$

M8

Problem 7 – (20 points – This problem is optional)

A CMOS op amp capable of operating from 1.5V power supply is shown. All device lengths are 1µm and are to operate in the saturation region. Design all of the W values of every transistor of this op amp to meet the following specifications.

	Slew rate = $\pm 10V/\mu s$	$V_{out}(max) = 1.25V$	$V_{out}(min) = 0.75V$					
	$V_{ic}(min) = 1V$	$V_{ic}(max) = 2V$	GB = 10MHz					
	Phase margin = 60° when the output pole = 2GB and the RHP zero = 10GB.							
	Keep the mirror pole ≥ 10 GB (C _{ox} = 0.5fF/ μ m ²).							
1.5V								
M9	M10 M11 M1		$ \downarrow 10I $					



M3

M6

M4

<10pF

= -
$$V_{TP}$$
 = 0.75V, λ_N = 0.01V⁻¹ and λ_P = 0.02V⁻¹

C_c	Ι	W1=W2	W3 = W4	W5 = W8	<i>W</i> 6	W7	W9 = W10	W11 = W12	<i>P</i> _{diss}

Problem 8 – (20 points – This problem is optional)

A differential CMOS amplifier using depletion mode input devices is shown. Assume that the normal MOSFETs parameters are $K_N' = 110 \text{V}/\mu \text{A}^2$, $V_{TN} =$ 0.7V, $\lambda_N = 0.04 \text{V}^{-1}$ and for the PMOS transistors are K_P ' =50V/ μ A², V_{TP} = -0.7V, λ_P =0.05V⁻¹. For the depletion mode NMOS transistors, the parameters are the same as the normal NMOS except that $V_{TN} = -0.5$ V. (a.) What is the maximum input common-mode voltage, (b.) What is the minimum input $V_{icm}^+(\max)?$ common-mode voltage, V_{icm} (min)? (c.) What value of V_{DD} gives an $ICMR = 0.5V_{DD}$?



Extra Page