## Homework Assignment No. 1

This homework assignment is due in class on Monday, January 13, 2003.
The following transistor parameters should used unless otherwise stated.

## MOSFETS

| MOSFET Parameter | n-channel | p-channel | units |
| :---: | :---: | :---: | :---: |
| $\mathrm{K}^{\prime}$ | 24 | 8 | $\mu \mathrm{~A} / \mathrm{V}^{2}$ |
| $\mathrm{~V}_{\mathrm{T} 0}$ | 0.75 | -0.75 | V |
| $\gamma$ | 0.8 | 0.4 | $\mathrm{~V}^{0.5}$ |
| $\phi$ | 0.6 | 0.6 | V |
| $\lambda$ | 0.01 | 0.02 | $\mathrm{~V}^{-1}$ |

$$
\mathrm{C}_{\mathrm{ox}}=0.7 \mathrm{fF} / \mu \mathrm{m}^{2} \quad \mathrm{LD}(\mathrm{NMOS})=0.45 \mu \mathrm{~m} \quad \mathrm{LD}(\mathrm{PMOS})=0.6 \mu \mathrm{~m}
$$

$$
\mathrm{n}^{+} \text {diffusion to p-well }(\text { junction, bottom })=0.33 \mathrm{fF} / \mu \mathrm{m}^{2}
$$

$\mathrm{n}^{+}$diffusion sidewall (junction, sidewall) $=0.9 \mathrm{fF} / \mu \mathrm{m}$
$\mathrm{p}^{+}$diffusion to substrate (junction, bottom) $=0.38 \mathrm{fF} / \mathrm{\mu m}^{2}$
$\mathrm{p}^{+}$diffusion sidewall (junction, sidewall) $=1.0 \mathrm{fF} / \mu \mathrm{m}$
n -channel to bulk (junction, bottom) $=0.1 \mathrm{fF} / \mathrm{mm}^{2}$
n -channel to bulk (junction, sidewall) $=0.3 \mathrm{fF} / \mu \mathrm{m}$
p-channel to bulk (junction, bottom) $=0.1 \mathrm{fF} / \mathrm{\mu m}^{2}$
p-channel to bulk (junction, sidewall) $=0.3 \mathrm{fF} / \mu \mathrm{m}$

## BJTS

| BJT Parameter | NPN | PNP (lateral) | units |
| :---: | :---: | :---: | :---: |
| $\beta$ | 100 | 50 | $\mathrm{~A} / \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{t}}$ | 26 | 26 | mV |
| $\mathrm{I}_{\mathrm{S}}$ | 10 | 10 | fA |
| $\phi_{\mathrm{B}}$ | 0.8 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{AF}}$ | 100 | 50 | V |


|  | $\mathrm{C}_{\mathrm{jE} 0}$ | $\mathrm{C}_{\mathrm{jC} 0}$ | $\mathrm{C}_{\mathrm{j} S 0}$ | n | $\phi_{\mathrm{B}}$ | $\mathrm{t}_{\mathrm{F}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical NPN | 100 fF | 1000 fF | 2000 fF | 0.5 | 0.8 V | 0.5 ns |
| Lateral PNP | 80 fF | 500 fF | 2000 fF | 0.5 | 0.8 V | 5 ns |

## Problem 1-(10 points)

A top view of a MOS transistor is shown. (a) Identify the type of transistor (NMOS or PMOS) and its value of W and L .
(b.) Draw the cross-section A-A' approximately to scale.
(c) Assume that dc voltage of terminal 1 is 5 V , terminal 2 is 3 V and terminal 3 is 0 V . Find the numerical value of the capacitance between terminals 1 and 2, 2 and 3 , and 1 and 3. Assume that the voltage dependence for pn junction capacitances is -0.5 (this is called MJ in SPICE).


## Problem 2-(10 points)

Find the numerical values of $I_{1}, I_{2}, V_{D}, V_{E}$, and $V_{C}$ to within $\pm 5 \%$ accuracy.


## Problem 3-(10 points)

The circuit shown in the figure was simulated with SPICE using the indicated input control file. (The circled numbers and letters are node labels used in the simulation). The results from the output file after simulation of the dc analysis are given after the figure. You are required to draw the small-signal equivalent circuit that you would use to calculate the mid band voltage gain from the signal source to the indicated output. You are not required to perform any gain calculations - just draw and simplify the equivalent circuit that you could actually use to determine the mid band voltage gain. Indicate numerical values on all circuit elements. You may assume that the signal frequency of operation is high enough so that the capacitors present negligible reactance.


Vs in 0 DC 0 AC 1
Rs in ss 90k
R1 G 0 300k
R2 10 G 700k
C1 ss G 0.1uF
RD 10 D 10k
RS1 S1 S2 50

RS2 S2 S3 3.5k
RS3 S3 0100
C3 S2 S3 74uF
C2 D L $1 u F$
RL L 0 15k
M1 D G S1 S1 DNMOSFET
VDD 100 DC 30
.MODEL DNMOSFET NMOS (VTO=1V, Lambda=0.02 Kp=1m)
.OP
.AC DEC 101 10k
.END

Output file containing SPICE
Simulation
Results
NAME M1
MODEL DNMOSFET
ID $\quad 1.71 \mathrm{E}-03$
VGS $\quad 2.74 \mathrm{E}+00$
VDS $\quad 6.59 \mathrm{E}+00$
VBS $0.00 \mathrm{E}+00$

VTH $\quad 1.00 \mathrm{E}+00$
VDSAT $1.74 \mathrm{E}+00$
GM $\quad 1.97 \mathrm{E}-03$
GDS $\quad 3.03 \mathrm{E}-05$
GMB $\quad 0.00 \mathrm{E}+00$

## Problem 4-(10 points)

Consider the differential amplifier shown below. The transistors are identical devices with $\beta=150$.

(a) Find the small signal, difference mode voltage gain defined as

$$
A_{D M}=\frac{v_{c 2}-v_{c 1}}{v_{2}-v_{1}}=
$$

(b) Find the small signal, common mode voltage gain defined as

$$
A_{C M}=\frac{0.5\left(v_{c 2}+v_{c 1}\right)}{0.5\left(v_{2}+v_{1}\right)}=
$$

$\qquad$
(c) Find the frequency where the difference mode voltage gain is down 3 dB .

$$
f_{3 \mathrm{~dB}}=
$$

$\qquad$

## Problem 5-(10 points)

Draw the electrical schematic using the proper symbols for the transistors. Identify on your schematic the terminals which are +5 V , ground, input, and output. Label the transistors on the layout as M1, M2, etc. and determine their W/L values. Assume each square in the layout is 1 micron by 1 micron. Find the area in square microns and periphery in microns for the source and drain of each transistor.


