Lecture 120 - Compensation of Op Amps-I (1/30/02)

# LECTURE 120 – COMPENSATION OF OP AMPS - I (READING: GHLM – 425-434 and 624-638, AH – 249-260)

## **INTRODUCTION**

The objective of this presentation is to present the principles of compensating two-stage op amps.

## **Outline**

 Compensation of Op Amps General principles Miller, Nulling Miller Self-compensation Feedforward

Summary

ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

Page 120-2

Lecture 120 – Compensation of Op Amps-I (1/30/02)

## **GENERAL PRINCIPLES OF OP AMP COMPENSATION**

### **Objective**

Objective of compensation is to achieve stable operation when negative feedback is applied around the op amp.

### **Types of Compensation**

1. Miller - Use of a capacitor feeding back around a high-gain, inverting stage.

- Miller capacitor only
- Miller capacitor with an unity-gain buffer to block the forward path through the compensation capacitor. Can eliminate the RHP zero.
- Miller with a nulling resistor. Similar to Miller but with an added series resistance to gain control over the RHP zero.
- 2. Feedforward Bypassing a positive gain amplifier resulting in phase lead. Gain can be less than unity.
- 3. Self compensating Load capacitor compensates the op amp.

Page 120-4



Lecture 120 – Compensation of Op Amps-I (1/30/02)





# Why Do We Want Good Stability?

Consider the step response of second-order system which closely models the closed-loop gain of the op amp.



ECE 6412 - Analog Integrated Circuit Design - II

of simplification.

# **Uncompensated Frequency Response of Two-Stage Op Amps - Continued**

For the MOS two-stage op amp:

$$R_{1} = \frac{1}{gm_{3}} ||r_{d3}||r_{d3}||r_{d3}| = \frac{1}{gm_{3}}$$

$$R_{2} = r_{dx}2||r_{dx4}$$
and
$$R_{3} = r_{ds}6||r_{ds7}$$

$$C_{1} = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$$

$$C_{2} = C_{gs6} + C_{bd2} + C_{bd4}$$
and
$$C_{3} = C_{L} + C_{bd6} + C_{bd7}$$
For the BJT two-stage op amp:
$$R_{1} = \frac{1}{gm_{3}} ||r_{\pi3}||r_{\pi3}||r_{\pi4}||r_{03} = \frac{1}{gm_{3}}$$

$$R_{2} = r_{\pi6}||r_{02}||r_{04} = r_{\pi6}$$
and
$$R_{3} = r_{06}||r_{07}$$

$$C_{1} = C_{\pi3} + C_{\pi4} + C_{cs1} + C_{cs3}$$

$$C_{2} = C_{\pi6} + C_{cs2} + C_{cs4}$$
and
$$C_{3} = C_{L} + C_{bd6} + C_{cs7}$$
Assuming the pole due to  $C_{1}$  is much greater than the poles due to  $C_{2}$  and
$$C_{3}$$
 gives,
$$g_{m1}v_{10} \sqrt{R_{12}} \leq c_{1}^{-\frac{1}{2}} + v_{2} + c_{1}^{-\frac{1}{2}} + v_{0al}^{-\frac{1}{2}} = 0$$
The locations for the two poles are given by the following equations
$$p^{*}_{1} = \frac{-1}{R_{1}C_{1}} \quad \text{and} \quad p^{*}_{2} = \frac{-1}{R_{1}C_{1}}$$
where  $R_{I}(R_{II})$  is the capacitance to ground seen from the output of the first (second) stage.
ECE6412 - Aaalog Integrated Circuit Design - 11

$$P_{1} = A_{10}(0) \, dB$$

$$\frac{q_{0}}{q_{0}} + \frac{q_{0}}{q_{0}} +$$

If we assume that F(s) = 1 (this is the worst case for stability considerations), then the above plot is the same as the loop gain.

Note that the phase margin is much less than  $45^{\circ}$ .

Therefore, the op amp must be compensated before using it in a closed-loop configuration.

ECE 6412 - Analog Integrated Circuit Design - II





### Summary of Results for Miller Compensation of the Two-Stage Op Amp

There are three roots of importance:

1.) Right-half plane zero:

$$z_1 = \frac{g_{mII}}{C_c} = \frac{g_{m6}}{C_c}$$

This root is very undesirable- it boosts the magnitude while decreasing the phase. 2.) Dominant left-half plane pole (the Miller pole):

$$p_1 \approx \frac{-1}{g_{mII}R_IR_{II}C_c} = \frac{-(g_{ds2}+g_{ds4})(g_{ds6}+g_{ds7})}{g_{m6}C_c}$$

This root accomplishes the desired compensation.

3.) Left-half plane output pole:

$$p_2\approx \frac{-g_{mII}}{C_{II}}\approx \frac{-g_{m6}}{C_L}$$

This pole must be  $\geq$  unity-gainbandwidth or the phase margin will not be satisfied. Root locus plot of the Miller compensation:



© P.E. Allen - 2002







ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002

### **Influence of the Mirror Pole**

Up to this point, we have neglected the influence of the pole,  $p_3$ , associated with the current mirror of the input stage. A small-signal model for the input stage that includes  $C_3$  is shown below:



The transfer function from the input to the output voltage of the first stage,  $V_{o1}(s)$ , can be written as

$$\frac{V_{o1}(s)}{V_{in}(s)} = \frac{-g_{m1}}{2(g_{ds2}+g_{ds4})} \left[ \frac{g_{m3}+g_{ds1}+g_{ds3}}{g_{m3}+g_{ds1}+g_{ds3}+sC_3} + 1 \right] \approx \frac{-g_{m1}}{2(g_{ds2}+g_{ds4})} \left[ \frac{sC_3+2g_{m3}}{sC_3+g_{m3}} \right]$$

We see that there is a pole and a zero given as

$$p_3 = -\frac{g_{m3}}{C_3}$$
 and  $z_3 = -\frac{2g_{m3}}{C_3}$ 



### Lecture 120 – Compensation of Op Amps-I (1/30/02)

### **Influence of the Mirror Pole – Continued**

Fortunately, the presence of the zero tends to negate the effect of the pole. Generally, the pole and zero due to  $C_3$  is greater than *GB* and will have very little influence on the stability of the two-stage op amp.



Page 120-16

## **SUMMARY**

# Compensation

- Designed so that the op amp with unity gain feedback (buffer) is stable
- Types
  - Miller
  - Miller with nulling resistors
  - Self Compensating
  - Feedforward

ECE 6412 - Analog Integrated Circuit Design - II

© P.E. Allen - 2002