

Problem 6.4-04

In Fig. P6.4-4, find v_{out}/v_{ground} and identify the low-frequency gain and the roots. This represents the case where a noisy ac ground can influence the noise performance of the two-stage op amp.




Figure P6.4-4

Solution

Let, $v_{dd} = -v_{ss} = \frac{v_{ground}}{2}$ and, v_5 be the small-signal ac voltage at the drain of M_5 .

Applying nodal analysis

$$(g_{m2}(v_{out} - v_5) + g_{m5}v_{ss} + g_{ds2}(v_{dd} - v_5) - g_{m1}v_5 + g_{ds1}(v_1 - v_5))r_{ds5} = v_5$$

$$\text{or, } v_5 = \frac{(g_{m2}v_{out} + g_{ds2}v_{dd} + g_{m5}v_{ss})}{(g_{m1} + g_{m2})} \quad (1)$$

Now,

$$(g_{m2}(v_{out} - v_5) + g_{ds2}(v_{dd} - v_5) + g_{m1}v_5 + g_{ds3}(v_{dd} - v_1)) = (g_{ds1}(v_1 - v_5) + sC_C(v_1 - v_{out}))$$

$$\text{or, } (g_{m2} + sC_C)v_{out} + (g_{ds2} + g_{ds3})v_{dd} = (g_{ds1} + g_{ds3} + sC_C)v_1 \quad (2)$$

Also,

$$(sC_C(v_1 - v_{out}) + g_{m7}v_{ss}) = (g_{ds6}(v_{out} - v_{dd}) + g_{ds7}(v_{out} - v_{ss}) + sC_Lv_{out} + g_{m6}(v_1 - v_{dd}))$$

Using $v_{dd} = -v_{ss}$, we get

$$(g_{m6} - g_{m7} + g_{ds6} - g_{ds7})v_{dd} = (g_{ds6} + g_{ds7} + s(C_C + C_L))v_{out} + (g_{m6} - sC_C)v_1 \quad (3)$$

Using Equations (2) and (3) gives the low frequency PSRR as

$$\frac{v_{out}}{v_{ground}} = \left[\frac{2g_{m1}g_{mII}}{G_I(g_{ds6} - g_{ds7} - g_{m7})} \right]^{-1}$$

The zero is

$$z_1 \cong -\frac{G_I(g_{ds6} - g_{ds7} - g_{m7})}{C_C(G_I + g_{m6} - g_{m7} + g_{ds6} - g_{ds7})}$$

The two poles are same as given by the zeros of Equation (6.4-14) in the text.

Problem 6.5-01

Assume that in Fig. 6.5-1(a) that the currents in M1 and M2 are 50 μ A and the W/L values of the NMOS transistors are 10 and of the PMOS transistors are 5. What is the value of V_{Bias} that will cause the drain-source voltage of M1 and M2 to be equal to $V_{ds}(sat)$? Design the value of R to keep the source-drain voltage of M3 and M4 equal to $V_{sd}(sat)$. Find an expression for the small-signal voltage gain of v_{o1}/v_{in} for Fig. 6.5-1(a).

Solution

$$V_{BIAS} = V_{T,MC1} + V_{dsat,MC1} + V_{dsat,M1}$$

$$\text{or, } V_{BIAS} = V_{T,MC1} + \sqrt{\frac{2I_1}{K'_N \left(\frac{W}{L}\right)_{C1}}} + \sqrt{\frac{2I_1}{K'_N \left(\frac{W}{L}\right)_1}}$$

Ignoring bulk effects

$$V_{BIAS} = \underline{1.3V}$$

Now,

$$V_{G,C3} = V_{T,C3} + V_{dsat,C3} + V_{dsat3}$$

$$V_{G3} = V_{T3} + V_{dsat3}$$

$$\text{And, } IR = V_{G,C3} - V_{G3} = V_{dsat,C3}$$

$$\text{or, } R = \sqrt{\frac{2}{IK'_P \left(\frac{W}{L}\right)_{C3}}} = \underline{12.65k\Omega}$$

The output impedance is given by

$$R_{out} = [g_{m,C4}r_{ds,C4}r_{ds4}] \parallel [g_{m,C2}r_{ds,C2}r_{ds2}]$$

$$R_{out} = 19.38 \text{ M}\Omega$$

The small-signal voltage gain is given by

$$A_v = -g_{m,C2}R_{out} = \underline{-6248 \text{ V/V}}$$

Problem 6.5-14 - Continued

Considering $V_{in}(\max) = 1 \text{ V}$

$$V_{dsat3} = 0.43 \text{ V} \quad \rightarrow \quad \boxed{S_3 = 21.6}$$

The minimum input common-mode voltage is

$$V_{in}(\min) = V_{SS} - |V_{T1}(\min)| + V_{dsat4} = -2.8 \text{ V}$$

Finally, $\boxed{S_{12} = 1.25S_3 = 27}$

The small-signal gain is

$$A_v = \frac{(2+k)}{(2+2k)} g_{mI} R_{II}$$

$$k = \frac{R_9 (g_{ds2} + g_{ds4})}{(g_{m7} r_{ds7})}$$

where, $R_9 = 55 \text{ M}\Omega$

$$g_{mI} = 628.3 \text{ }\mu\text{S}, \quad g_{m7} = 347 \text{ }\mu\text{S}, \quad g_{ds7} = 3 \text{ }\mu\text{S}, \quad g_{ds4} = 5 \text{ }\mu\text{S}, \quad g_{ds2} = 2.5 \text{ }\mu\text{S}$$

So, $k = 3.96$

$$R_{II} = 12 \text{ M}\Omega$$

or, $A_v = 4364 \text{ V/V}$

6.15

$$200 \mu\text{A} = |I_{D_8}| = |I_{D_5}| = |I_{D_7}| = I_{D_6}$$

$$100 \mu\text{A} = I_{D_1} = I_{D_2} = I_{D_3} = I_{D_4}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.9 (8.85 \times 10^{-14} \text{ F/cm})}{80 \text{ \AA}}$$

$$= 431 \text{ nF/cm}^2$$

$$\mu_n C_{ox} = \frac{450 \text{ cm}^2}{\text{V}\cdot\text{s}} \cdot 431 \frac{\text{nF}}{\text{cm}^2}$$

$$= 194 \mu\text{A/V}^2$$

$$\mu_n' = 194 \mu\text{A/V}^2$$

$$\mu_p' = 64.7 \mu\text{A/V}^2$$

$$\frac{v_o}{v_i} = -g_{m_2} (r_{o_2} \parallel r_{o_4}) g_{m_6} (r_{o_6} \parallel r_{o_7})$$

$$\frac{1}{r_{o_2}} = \frac{I_{D_2}}{L_{eff}} \frac{dX_d}{dV_{DS}} = \frac{100 \mu\text{A}}{0.72 \mu\text{m}} = 5.56 \mu\text{A/V}$$

$$r_{o_2} = 180 \text{ k}\Omega = r_{o_4}$$

$$r_{o_6} = 90 \text{ k}\Omega = r_{o_7}$$

$$L_{eff} = L - X_d - 2L_d$$

$$= 1 - 0.1 - 2(0.09)$$

$$= 0.72 \mu\text{m}$$

$$g_{m_2} = \sqrt{2 \mu_n' \frac{W}{L_{eff}} I_{D_2}}$$

$$= \sqrt{2 (64.7 \mu\text{A/V}^2) \left(\frac{150}{0.72}\right) (100 \mu\text{A})}$$

$$= 1640 \mu\text{A/V}$$

$$g_{m_6} = \sqrt{2 (194 \mu\text{A/V}^2) \left(\frac{100}{0.72}\right) (200 \mu\text{A})}$$

$$= 3280 \mu\text{A/V}$$

$$\frac{v_o}{v_i} = -(1.64 \text{ m}) (90 \text{ k}) (3.28 \text{ m}) (45 \text{ k})$$

$$= -2.18 \times 10^4$$

common mode range:

From (6.75),

$$V_{IC} > V_{t_1} + V_{t_3} + V_{OV_3} - V_{SS}$$

$$V_{OV_3} = \sqrt{\frac{2(100)}{194 (50/0.72)}} = 0.12 \text{ V}$$

$$V_{IC} > -0.8 + 0.6 + 0.12 - 1.5$$

$$V_{IC} > -1.58 \text{ V}$$

From (6.77),

$$V_{IC} < V_{t_1} + V_{OV_1} + V_{OV_5} + V_{DD}$$

$$V_{OV_5} = -\sqrt{\frac{2(200)}{64.7 (150/0.72)}} = -0.17 \text{ V}$$

$$V_{OV_1} = -\sqrt{\frac{2(100)}{64.7 (150/0.72)}} = -0.12 \text{ V}$$

$$V_{IC} < -0.8 - 0.12 - 0.17 + 1.5$$

$$V_{IC} < 0.41 \text{ V}$$

From (6.86),

$$\frac{v_o}{v_{dd}} \cong 0$$

From (6.87),

$$\frac{v_o}{v_{SS}} = \frac{r_{o_7}}{r_{o_6} + r_{o_7}} = 0.5$$

TWO-STAGE CMOS AMPLIFIER

```
VDD 100 0 1.5
VSS 200 0 -1.5
M1 7 5 4 4 PMOS W=150U L=1U
M2 8 6 4 4 PMOS W=150U L=1U
M3 7 7 200 200 NMOS W=50U L=1U
M4 8 7 200 200 NMOS W=50U L=1U
M5 4 3 100 100 PMOS W=150U L=1U
M6 9 8 200 200 NMOS W=100U L=1U
M7 9 3 100 100 PMOS W=150U L=1U
M8 3 3 100 100 PMOS W=150U L=1U
IBIAS 3 200 200U
```

* THE DC OFFSET IS ADJUSTED BY TRIAL AND ERROR
* TO SET THE OUTPUT TO ZERO.

```
V11 5 2 4.6U
V12 6 2 0
VIC 2 0 0
```

```
*LEFF = LDRAMM - 2LD -XD = 1 - 2(0.09) - 0.1 = 0.72 UM
*LAMBDA=(DXD/DVDS)/LEFF = 0.04U/0.72U = 0.0555
.MODEL NMOS NMOS LEVEL=1 KP=194U VTO=0.6 LAMBDA=0.0555
.MODEL PMOS PMOS LEVEL=1 KP=64.7U VTO=-0.8 LAMBDA=0.0555
.OPTIONS NOPAGE NOMOD
.WIDTH OUT=80
.OPTIONS VFTOL=1N ABSTOL=1F RELTOL=1U
.OP
```

```
.TF V(9) V11
.END
```

```
**** OPERATING POINT INFORMATION TRON= 27.000 TEMP= 27.000
NODE =VOLTAGE NODE =VOLTAGE NODE =VOLTAGE
+0:2 = 0. 0:3 = 5.024E-01 0:4 = 9.357E-01
+0:5 = 4.600E-06 0:6 = 0. 0:7 = -7.609E-01
+0:8 = -7.602E-01 0:9 = 3.026E-04 0:100 = 1.500E+00
+0:200 = -1.500E+00
```

SUBCKT

```
ELEMENT 0:M1 0:M2 0:M3 0:M4
MODEL 0:PMOS 0:PMOS 0:NMOS 0:NMOS
ID -9.772E-05 -9.772E-05 9.772E-05 9.772E-05
IBS 0. 0. 0. 0.
IBD 1.697E-14 1.696E-14 -7.391E-15 -7.398E-15
VGS -9.357E-01 -9.357E-01 7.391E-01 7.391E-01
VDS -1.696E+00 -1.695E+00 7.391E-01 7.398E-01
VBS 0. 0. 0. 0.
VTH -8.000E-01 -8.000E-01 6.000E-01 6.000E-01
VDSAT -1.357E-01 -1.357E-01 1.391E-01 1.391E-01
BETA 1.062E-02 1.062E-02 1.010E-02 1.010E-02
GAM EFF 0. 0. 0. 0.
GM 1.441E-03 1.441E-03 1.405E-03 1.405E-03
GDS 4.957E-06 4.957E-06 5.210E-06 5.210E-06
GMB 0. 0. 0. 0.
```

SUBCKT

```
ELEMENT 0:M5 0:M6 0:M7 0:M8
MODEL 0:PMOS 0:NMOS 0:PMOS 0:PMOS
ID -1.954E-04 2.053E-04 -2.053E-04 -2.000E-04
IBS 0. 0. 0. 0.
IBD 5.643E-15 -1.500E-14 1.500E-14 9.976E-15
VGS -9.976E-01 7.398E-01 -9.976E-01 -9.976E-01
VDS -5.643E-01 1.500E+00 -1.499E+00 -9.976E-01
VBS 0. 0. 0. 0.
VTH -8.000E-01 6.000E-01 -8.000E-01 -8.000E-01
VDSAT -1.976E-01 1.398E-01 -1.976E-01 -1.976E-01
BETA 1.001E-02 2.102E-02 1.051E-02 1.024E-02
GAM EFF 0. 0. 0. 0.
GM 1.978E-03 2.937E-03 2.078E-03 2.024E-03
GDS 1.052E-05 1.052E-05 1.052E-05 1.052E-05
GMB 0. 0. 0. 0.
```

**** SMALL-SIGNAL TRANSFER CHARACTERISTICS

```
V(9)/V11 = -1.975E+04
INPUT RESISTANCE AT V11 = 1.000E+20
OUTPUT RESISTANCE AT V(9) = 4.754E+04
```

TWO-STAGE CMOS AMPLIFIER (MAXIMUM COMMON-MODE INPUT VOLTAGE)

```
VDD 100 0 1.5
VSS 200 0 -1.5
M1 7 5 4 4 PMOS W=150U L=1U
M2 8 6 4 4 PMOS W=150U L=1U
M3 7 7 200 200 NMOS W=50U L=1U
M4 8 7 200 200 NMOS W=50U L=1U
M5 4 3 100 100 PMOS W=150U L=1U
M6 9 8 200 200 NMOS W=100U L=1U
M7 9 3 100 100 PMOS W=150U L=1U
M8 3 3 100 100 PMOS W=150U L=1U
IBIAS 3 200 200U
```

* THE DC OFFSET IS ADJUSTED BY TRIAL AND ERROR
* TO SET THE OUTPUT TO ZERO.

```
V11 5 2 13.7U
V12 6 2 0
```

```
* THE MAXIMUM VALUE OF VIC IS ADJUSTED BY TRIAL AND ERROR  
* UNTIL M5 BARELY OPERATES IN THE ACTIVE REGION  
* (WHERE |VDS| > |VDSAT| FOR M5)
```

```
VIC 2 0 0.36
*LEFF = LDRAMM - 2LD -XD = 1 - 2(0.09) - 0.1 = 0.72 UM
*LAMBDA=(DXD/DVDS)/LEFF = 0.04U/0.72U = 0.0555
.MODEL NMOS NMOS LEVEL=1 KP=194U VTO=0.6 LAMBDA=0.0555
.MODEL PMOS PMOS LEVEL=1 KP=64.7U VTO=-0.8 LAMBDA=0.0555
.OPTIONS NOPAGE NOMOD
.WIDTH OUT=80
.OPTIONS VFTOL=1N ABSTOL=1F RELTOL=1U
.OP
```

```
.TF V(9) V11
.END
```

```
**** OPERATING POINT INFORMATION TRON= 27.000 TEMP= 27.000
NODE =VOLTAGE NODE =VOLTAGE NODE =VOLTAGE
+0:2 = 3.600E-01 0:3 = 5.024E-01 0:4 = 1.293E+00
+0:5 = 3.600E-01 0:6 = 3.600E-01 0:7 = -7.622E-01
+0:8 = -7.602E-01 0:9 = 1.329E-04 0:100 = 1.500E+00
+0:200 = -1.500E+00
```

**** MOSFETS

SUBCKT

```
ELEMENT 0:M1 0:M2 0:M3 0:M4
MODEL 0:PMOS 0:PMOS 0:NMOS 0:NMOS
ID -9.584E-05 -9.585E-05 9.584E-05 9.585E-05
IBS 0. 0. 0. 0.
IBD 2.055E-14 2.053E-14 -7.378E-15 -7.398E-15
VGS -9.331E-01 -9.332E-01 7.378E-01 7.378E-01
VDS -2.055E+00 -2.053E+00 7.378E-01 7.398E-01
VBS 0. 0. 0. 0.
VTH -8.000E-01 -8.000E-01 6.000E-01 6.000E-01
VDSAT -1.331E-01 -1.332E-01 1.378E-01 1.378E-01
BETA 1.081E-02 1.081E-02 1.010E-02 1.010E-02
GAM EFF 0. 0. 0. 0.
GM 1.440E-03 1.440E-03 1.391E-03 1.391E-03
GDS 4.774E-06 4.775E-06 5.110E-06 5.110E-06
GMB 0. 0. 0. 0.
```

SUBCKT

```
ELEMENT 0:M5 0:M6 0:M7 0:M8
MODEL 0:PMOS 0:NMOS 0:PMOS 0:PMOS
ID -1.917E-04 2.053E-04 -2.053E-04 -2.000E-04
IBS 0. 0. 0. 0.
IBD 2.068E-15 -1.500E-14 1.500E-14 9.976E-15
VGS -9.976E-01 7.398E-01 -9.976E-01 -9.976E-01
VDS -2.068E-01 1.500E+00 -1.499E+00 -9.976E-01
VBS 0. 0. 0. 0.
VTH -8.000E-01 6.000E-01 -8.000E-01 -8.000E-01
VDSAT -1.976E-01 1.398E-01 -1.976E-01 -1.976E-01
BETA 9.816E-03 2.102E-02 1.051E-02 1.024E-02
GAM EFF 0. 0. 0. 0.
GM 1.940E-03 2.937E-03 2.078E-03 2.024E-03
GDS 1.052E-05 1.052E-05 1.052E-05 1.052E-05
GMB 0. 0. 0. 0.
```

**** SMALL-SIGNAL TRANSFER CHARACTERISTICS

```
V(9)/V11 = -2.029E+04
INPUT RESISTANCE AT V11 = 1.000E+20
OUTPUT RESISTANCE AT V(9) = 4.753E+04
```

TWO-STAGE CMOS AMPLIFIER (MINIMUM COMMON-MODE INPUT VOLTAGE)

```
*****
VDD 100 0 1.5
VSS 200 0 -1.5
M1 7 5 4 4 PMOS W=150U L=1U
M2 8 6 4 4 PMOS W=150U L=1U
M3 7 7 200 200 NMOS W=50U L=1U
M4 8 7 200 200 NMOS W=50U L=1U
M5 4 3 100 100 PMOS W=150U L=1U
M6 9 8 200 200 NMOS W=100U L=1U
M7 9 3 100 100 PMOS W=150U L=1U
M8 3 3 100 100 PMOS W=150U L=1U
IBIAS 3 200 200U
* THE DC OFFSET IS ADJUSTED BY TRIAL AND ERROR
* TO SET THE OUTPUT TO ZERO.
V11 5 2 -39.7U
V12 6 2 0
* THE MINIMUM VALUE OF VIC IS ADJUSTED BY TRIAL AND ERROR
* UNTIL M1 BARELY OPERATES IN THE ACTIVE REGION
* (WHERE |VDS| > |VDSAT| FOR M1)
VIC 2 0 -1.55
*LEFF = LDRAMN - 2LD -XD = 1 - 2(0.09) - 0.1 = 0.72 UM
*LAMBDA=(DSD/DVDS)/LEFF = 0.04U/0.72U = 0.0555
.MODEL NMOS NMOS LEVEL=1 KP=194U VTO=0.6 LAMBDA=0.0555
.MODEL PMOS PMOS LEVEL=1 KP=64.7U VTO=-0.8 LAMBDA=0.0555
.OPTIONS NOPAGE NOMOD
.WIDTH OUT=80
.OPTIONS VNTOL=1N ABSTOL=1F RELTOL=1U
.OP
.TF V(9) V11
.END

**** OPERATING POINT INFORMATION TROM= 27.000 TEMP= 27.000
      NODE      =VOLTAGE      NODE      =VOLTAGE      NODE      =VOLTAGE
+0:2      =-1.550E+00 0:3      = 5.024E-01 0:4      =-6.030E-01
+0:5      =-1.550E+00 0:6      =-1.550E+00 0:7      =-7.552E-01
+0:8      =-7.602E-01 0:9      = 6.068E-04 0:100     = 1.500E+00
+0:200     =-1.500E+00
```

**** MOSFETS

```
SUBCKT
ELEMENT 0:M1 0:M2 0:M3 0:M4
MODEL 0:PMOS 0:PMOS 0:NMOS 0:NMOS
ID -1.058E-04 -1.058E-04 1.058E-04 1.058E-04
IBS 0. 0. 0. 0.
IBD 1.523E-15 1.572E-15 -7.448E-15 -7.398E-15
VGS -9.471E-01 -9.470E-01 7.448E-01 7.448E-01
VDS -1.523E-01 -1.572E-01 7.448E-01 7.398E-01
VBS 0. 0. 0. 0.
VTH -8.000E-01 -8.000E-01 6.000E-01 6.000E-01
VDSAT -1.471E-01 -1.470E-01 1.448E-01 1.448E-01
BETA 9.787E-03 9.790E-03 1.010E-02 1.010E-02
GAM KFF 0. 0. 0. 0.
GM 1.439E-03 1.439E-03 1.462E-03 1.462E-03
GDS 5.824E-06 5.821E-06 5.640E-06 5.640E-06
GMB 0. 0. 0. 0.
```

SUBCKT

```
ELEMENT 0:M5 0:M6 0:M7 0:M8
MODEL 0:PMOS 0:NMOS 0:PMOS 0:PMOS
ID -2.116E-04 2.053E-04 -2.053E-04 -2.000E-04
IBS 0. 0. 0. 0.
IBD 2.103E-14 -1.501E-14 1.499E-14 9.976E-15
VGS -9.976E-01 7.398E-01 -9.976E-01 -9.976E-01
VDS -2.103E+00 1.500E+00 -1.499E+00 -9.976E-01
VBS 0. 0. 0. 0.
VTH -8.000E-01 6.000E-01 -8.000E-01 -8.000E-01
VDSAT -1.976E-01 1.398E-01 -1.976E-01 -1.976E-01
BETA 1.084E-02 2.102E-02 1.051E-02 1.024E-02
GAM EFF 0. 0. 0. 0.
GM 2.142E-03 2.937E-03 2.077E-03 2.024E-03
GDS 1.052E-05 1.052E-05 1.052E-05 1.052E-05
GMB 0. 0. 0. 0.
```

**** SMALL-SIGNAL TRANSFER CHARACTERISTICS

```
V(9)/V11 = -1.750E+04
INPUT RESISTANCE AT V11 = 1.000E+20
OUTPUT RESISTANCE AT V(9) = 4.754E+04
```

TWO-STAGE CMOS AMPLIFIER (GAIN FROM VDD)

```
*****
VDD 100 0 1.5
VSS 200 0 -1.5
M1 7 5 4 4 PMOS W=150U L=1U
M2 8 6 4 4 PMOS W=150U L=1U
M3 7 7 200 200 NMOS W=50U L=1U
M4 8 7 200 200 NMOS W=50U L=1U
M5 4 3 100 100 PMOS W=150U L=1U
M6 9 8 200 200 NMOS W=100U L=1U
M7 9 3 100 100 PMOS W=150U L=1U
M8 3 3 100 100 PMOS W=150U L=1U
IBIAS 3 200 200U
* THE DC OFFSET IS ADJUSTED BY TRIAL AND ERROR
* TO SET THE OUTPUT TO ZERO.
V11 5 2 4.6U
V12 6 2 0
VIC 2 0 0
*LEFF = LDRAMN - 2LD -XD = 1 - 2(0.09) - 0.1 = 0.72 UM
*LAMBDA=(DSD/DVDS)/LEFF = 0.04U/0.72U = 0.0555
.MODEL NMOS NMOS LEVEL=1 KP=194U VTO=0.6 LAMBDA=0.0555
.MODEL PMOS PMOS LEVEL=1 KP=64.7U VTO=-0.8 LAMBDA=0.0555
.OPTIONS NOPAGE NOMOD
.WIDTH OUT=80
.OPTIONS VNTOL=1N ABSTOL=1F RELTOL=1U
.OP
.TF V(9) VDD
.END

**** OPERATING POINT INFORMATION TROM= 27.000 TEMP= 27.000
      NODE      =VOLTAGE      NODE      =VOLTAGE      NODE      =VOLTAGE
+0:2      = 0. 0:3      = 5.024E-01 0:4      = 9.357E-01
+0:5      = 4.600E-06 0:6      = 0. 0:7      =-7.609E-01
+0:8      =-7.602E-01 0:9      = 3.026E-04 0:100     = 1.500E+00
+0:200     =-1.500E+00

**** SMALL-SIGNAL TRANSFER CHARACTERISTICS
V(9)/VDD = -1.647E-02
INPUT RESISTANCE AT VDD = 4.723E+04
OUTPUT RESISTANCE AT V(9) = 4.754E+04
```

TWO-STAGE CMOS AMPLIFIER (GAIN FROM VSS)

```
*****
VDD 100 0 1.5
VSS 200 0 -1.5
M1 7 5 4 4 PMOS W=150U L=1U
M2 8 6 4 4 PMOS W=150U L=1U
M3 7 7 200 200 NMOS W=50U L=1U
M4 8 7 200 200 NMOS W=50U L=1U
M5 4 3 100 100 PMOS W=150U L=1U
M6 9 8 200 200 NMOS W=100U L=1U
M7 9 3 100 100 PMOS W=150U L=1U
M8 3 3 100 100 PMOS W=150U L=1U
IBIAS 3 200 200U
* THE DC OFFSET IS ADJUSTED BY TRIAL AND ERROR
* TO SET THE OUTPUT TO ZERO.
V11 5 2 4.6U
V12 6 2 0
VIC 2 0 0
*LEFF = LDRAMN - 2LD -XD = 1 - 2(0.09) - 0.1 = 0.72 UM
*LAMBDA=(DSD/DVDS)/LEFF = 0.04U/0.72U = 0.0555
.MODEL NMOS NMOS LEVEL=1 KP=194U VTO=0.6 LAMBDA=0.0555
.MODEL PMOS PMOS LEVEL=1 KP=64.7U VTO=-0.8 LAMBDA=0.0555
.OPTIONS NOPAGE NOMOD
.WIDTH OUT=80
.OPTIONS VNTOL=1N ABSTOL=1F RELTOL=1U
.OP
.TF V(9) VSS
.END

**** OPERATING POINT INFORMATION TROM= 27.000 TEMP= 27.000
      NODE      =VOLTAGE      NODE      =VOLTAGE      NODE      =VOLTAGE
+0:2      = 0. 0:3      = 5.024E-01 0:4      = 9.357E-01
+0:5      = 4.600E-06 0:6      = 0. 0:7      =-7.609E-01
+0:8      =-7.602E-01 0:9      = 3.026E-04 0:100     = 1.500E+00
+0:200     =-1.500E+00

**** SMALL-SIGNAL TRANSFER CHARACTERISTICS
V(9)/VSS = 5.063E-01
INPUT RESISTANCE AT VSS = 1.865E+05
OUTPUT RESISTANCE AT V(9) = 4.754E+04
```