# LECTURE 010 – ECE 4430 REVIEW I (READING: GHLM - Chap. 1)

### **Objective**

The objective of this presentation is:

- 1.) Identify the prerequisite material as taught in ECE 4430
- 2.) Insure that the students of ECE 6412 are adequately prepared

## **Outline**

- Models for Integrated-Circuit Active Devices
- Bipolar, MOS, and BiCMOS IC Technology
- Single-Transistor and Multiple-Transistor Amplifiers
- Transistor Current Sources and Active Loads

 $ECE\ 6412$  - Analog Integrated Circuits and Systems II

© P.E. Allen - 2002

Page 010-2

Lecture 010 – ECE4430 Review I (12/29/01)

# MODELS FOR INTEGRATED-CIRCUIT ACTIVE DEVICES <u>PN Junctions - Step Junction</u>

Barrier potential-

$$\psi_o = \frac{kT}{q} \ln\left(\frac{N_A N_D}{n_i^2}\right) = V_t \ln\left(\frac{N_A N_D}{n_i^2}\right) = U_T \ln\left(\frac{N_A N_D}{n_i^2}\right)$$

Depletion region widths-

$$W_{1} = \sqrt{\frac{2\varepsilon_{si}(\psi_{0}-v_{D})N_{D}}{qN_{A}(N_{A}+N_{D})}}} \\ W_{2} = \sqrt{\frac{2\varepsilon_{si}(\psi_{0}-v_{D})N_{A}}{qN_{D}(N_{A}+N_{D})}}$$
  $W \propto \sqrt{\frac{1}{N}}$ 

Depletion capacitance-

$$C_{j} = A \sqrt{\frac{\varepsilon_{si}qN_{A}N_{D}}{2(N_{A}+N_{D})}} \frac{1}{\sqrt{\psi_{o}-\nu_{D}}} = \frac{C_{j0}}{\sqrt{1-\frac{\nu_{D}}{\psi_{o}}}}$$





# **PN-Junctions - Graded Junction**



# Large Signal Model for the BJT in the Forward Active Region

Large-signal model for a npn transistor:



#### **The Ebers-Moll Equations**

The reciprocity condition allows us to write,

$$\alpha_F I_{EF} = \alpha_R I_{CR} = I_S$$

Substituting into a previous form of the Ebers-Moll equations gives,

$$i_C = I_S \left( \exp \frac{v_{BE}}{V_t} + 1 \right) - \frac{I_S}{\alpha_R} \left( \exp \frac{v_{BC}}{V_t} + 1 \right)$$

and

$$i_E = \frac{I_S}{\alpha_F} \left( \exp \frac{v_{BE}}{V_t} + 1 \right) + I_S \left( \exp \frac{v_{BC}}{V_t} + 1 \right)$$

These equations are valid for all four regions of operation of the BJT.

Also:

- Dependence of  $\beta_F$  as a function of collector current
- The temperature coefficient of  $\beta_F$  is,

$$TC_F = \frac{1}{\beta_F} \frac{\partial \beta F}{\partial T} \approx +7000 \text{ppm/}^{\circ}C$$

ECE 6412 - Analog Integrated Circuits and Systems II

Lecture 010 – ECE4430 Review I (12/29/01)

#### Simple Small Signal BJT Model

Implementing the above relationships,  $i_c = g_m v_i + g_o v_{ce}$ , and  $v_i = r_{\pi} i_b$ , into a schematic model gives,



Note that the small signal model is the same for either a *npn* or a *pnp* BJT. Example:

Find the small signal input resistance,  $R_{in}$ , the output resistance,  $R_{out}$ , and the voltage gain of the common emitter BJT if the BJT is unloaded ( $R_L = \infty$ ),  $v_{out}/v_{in}$ , the dc collector current is 1mA, the Early voltage is 100V, and  $\beta_0 = 100$  at room temperature.

$$g_{m} = \frac{I_{C}}{V_{t}} = \frac{1\text{mA}}{26\text{mV}} = \frac{1}{26} \text{ mhos or Siemans} \qquad R_{in} = r_{\pi} = \frac{\beta_{o}}{g_{m}} = 100 \cdot 26 = 2.6\text{k}\Omega$$
$$R_{out} = r_{o} = \frac{V_{A}}{I_{C}} = \frac{100\text{V}}{1\text{mA}} = 100\text{k}\Omega \qquad \frac{v_{out}}{v_{in}} = -g_{m} r_{o} = -26\text{mS} \cdot 100\text{k}\Omega = -2600\text{V/V}$$

ECE 6412 - Analog Integrated Circuits and Systems II

Page 010-6

© P.E. Allen - 2002



 $V_{CS} = 5V$ . The device parameters are  $C_{je0} = 10$  fF,  $n_e = 0.5$ ,  $\psi_{0e} = 0.9V$ ,  $C_{\mu0} = 10$  fF,  $n_c = 0.3$ ,  $\psi_{0c} = 0.5V$ ,  $C_{cs0} = 20$  fF,  $n_s = 0.3$ ,  $\psi_{0s} = 0.65V$ ,  $\beta_o = 100$ ,  $\tau_F = 10$  ps,  $V_A = 20V$ ,  $r_b = 300\Omega$ ,  $r_c = 50\Omega$ ,  $r_{ex} = 5\Omega$ , and  $r_{\mu} = 10\beta_o r_o$ .

#### **Solution**

Because  $C_{je}$  is difficult to determine and usually an insignificant part of  $C_{\pi}$ , let us approximate it as  $2C_{je0}$ .

$$C_{je} = 20 \text{fF}$$

$$C_{\mu} = \frac{C_{\mu}0}{\left(1 + \frac{V_{CB}}{\psi_{0c}}\right)^{n_{e}}} = \frac{10 \text{fF}}{\left(1 + \frac{3}{0.5}\right)^{0.3}} = 5.6 \text{fF} \text{ and } C_{cs} = \frac{C_{cs0}}{\left(1 + \frac{V_{CS}}{\psi_{0s}}\right)^{n_{s}}} = \frac{20 \text{fF}}{\left(1 + \frac{5}{0.65}\right)^{0.3}} = 10.5 \text{fF}$$

$$g_{m} = \frac{I_{C}}{V_{t}} = \frac{1\text{mA}}{26\text{mV}} = 38\text{mA/V} \qquad C_{b} = \tau_{F} g_{m} = (10\text{ps})(38\text{mA/V}) = 0.38 \text{pF}$$

$$C_{\pi} = C_{b} + C_{je} = 0.38 \text{pF} + 0.02 \text{pF} = 0.4 \text{pF}$$

$$r_{\pi} = \frac{\beta_{o}}{g_{m}} = 100.26\Omega = 2.6 \text{k}\Omega, \quad r_{o} = \frac{V_{A}}{I_{C}} = \frac{20 \text{V}}{1\text{mA}} = 20 \text{k}\Omega \quad \text{and} \quad r_{\mu} = 10\beta_{o}r_{o} = 20 \text{M}\Omega$$

 $f_T$  is the frequency where the magnitude of the short-circuit, common-emitter current =1. Circuit and model:



Assume that  $r_c \approx 0$ . As a result,  $r_o$  and  $C_{cs}$  have no effect.

$$V_{1} \approx \frac{r_{\pi}}{1 + r_{\pi}(C_{\pi} + C_{\mu})s} I_{i} \quad \text{and} \quad I_{o} \approx g_{m}V_{1} \implies \frac{I_{o}(j\omega)}{I_{i}(j\omega)} = \frac{g_{m}r_{\pi}}{1 + g_{m}r_{\pi}\frac{(C_{\pi} + C_{\mu})s}{g_{m}}} = \frac{\beta_{o}}{1 + \beta_{o}\frac{(C_{\pi} + C_{\mu})s}{g_{m}}}$$

$$\beta(j\omega) = \overline{I_i(j\omega)} = \frac{1}{1 + \beta_0} \frac{(C_\pi + C_\mu)j\omega}{g_m}$$

At high frequencies,

$$\beta(j\omega) \approx \frac{g_m}{j\omega (C_\pi + C_\mu)} \implies \text{When } |\beta(j\omega)| = 1 \text{ then } \omega_T = \frac{g_m}{C_\pi + C_\mu} \text{ or } f_T = \frac{1}{2\pi} \frac{g_m}{C_\pi + C_\mu}$$

ECE 6412 - Analog Integrated Circuits and Systems II

Lecture 010 – ECE4430 Review I (12/29/01)

### JFET Large Signal Model

Large signal model:



Incorporating the channel modulation effect:

$$i_D = I_{DSS} \left( 1 - \frac{v_{GS}}{V_p} \right)^2 (1 + \lambda v_{DS}) \quad , \qquad v_{DS} \ge v_{GS} - V_p$$

Signs for the JFET variables:

Type of JFET	$V_p$	I <sub>DSS</sub>	VGS
<i>p</i> -channel	Positive	Negative	Normally positive
<i>n</i> -channel	Negative	Positive	Normally negative

ECE 6412 - Analog Integrated Circuits and Systems II

© P.E. Allen - 2002

# **Frequency Independent JFET Small Signal Model**

Schematic:



Parameters:

$$g_m = \frac{di_D}{dv_{GS}} \Big|_Q = -\frac{2I_{DSS}}{V_p} \Big(1 - \frac{V_{GS}}{V_p}\Big) = g_{m0} \Big(1 - \frac{V_{GS}}{V_p}\Big)$$

where

$$g_{m0} = -\frac{2I_{DSS}}{V_p}$$
$$r_o = \frac{di_D}{dv_{DS}} \Big|_Q^{-1} = \lambda I_{DSS} \Big( 1 - \frac{V_{GS}}{V_p} \Big)^2 \approx \frac{1}{\lambda I_D}$$

Typical values of  $I_{DSS}$  and  $V_p$  for a *p*-channel JFET are -1mA and 2V, respectively. With  $\lambda = 0.02 \text{V}^{-1}$  and  $I_D = 1 \text{mA}$  we get  $g_m = 1 \text{mA/V}$  or 1 mS and  $r_o = 50 \text{k}\Omega$ .

ECE 6412 - Analog Integrated Circuits and Systems II

© P.E. Allen - 2002

Page 010-12

Lecture 010 - ECE4430 Review I (12/29/01)

# **Frequency Dependent JFET Small Signal Model**

Complete small signal model:

ECE 6412 - Analog Integrated Circuits and Systems II



All capacitors are reverse biased depletion capacitors given as,

$$C_{gs} = \frac{C_{gs0}}{\left(1 + \frac{V_{GS}}{\psi_0}\right)^{1/3}} \text{ (capacitance from source to } top \text{ and } bottom \text{ gates})}$$

$$C_{gd} = \frac{C_{gd0}}{\left(1 + \frac{V_{GD}}{\psi_0}\right)^{1/3}} \text{ (capacitance from drain to } top \text{ and } bottom \text{ gates})}$$

$$C_{gss} = \frac{C_{gss0}}{\left(1 + \frac{V_{GSS}}{\psi_0}\right)^{1/2}} \text{ (capacitance from the gate (p-base) to substrate)}$$

$$\therefore f_T = \frac{1}{2\pi} \frac{g_m}{C_{gs} + C_{gd} + C_{gss}} = 30 \text{ MHz if } g_m = 1 \text{ mA/V and } C_{gs} + C_{gd} + C_{gss} = 5 \text{ pF}$$

$$\text{ECE 6412 - Analog Integrated Circuits and Systems II} \qquad \text{@ P.E. Allen - 2002}$$

N-channel reference convention:

Non-saturation-

$$i_D = \frac{W\mu_o C_{ox}}{L} \left[ (v_{GS} - V_T) v_{DS} - \frac{v_{DS}^2}{2} \right] (1 + \lambda v_{DS}), \ 0 < v_{DS} < v_{GS} - V_T$$

Saturation-

$$i_{D} = \frac{W\mu_{o}C_{ox}}{L} \left[ (v_{GS} - V_{T})v_{DS}(\text{sat}) - \frac{v_{DS}(\text{sat})^{2}}{2} \right] (1 + \lambda v_{DS})$$
  
=  $\frac{W\mu_{o}C_{ox}}{2L} (v_{GS} - V_{T})^{2} (1 + \lambda v_{DS}), \qquad 0 < v_{GS} - V_{T} < v_{DS}$ 

where:

 $\mu_o$  = zero field mobility (cm<sup>2</sup>/volt·sec)

 $C_{ox}$  = gate oxide capacitance per unit area (F/cm<sup>2</sup>)

 $\lambda$  = channel-length modulation parameter (volts-1)

 $V_T = V_{T0} + \gamma \left( \sqrt{2|\phi_f| + |v_{BS}|} - \sqrt{2|\phi_f|} \right)$ 

 $V_{T0}$  = zero bias threshold voltage

 $\gamma$  = bulk threshold parameter (volts-0.5)

 $2|\phi_{f}| = \text{strong inversion surface potential (volts)}$ 

For p-channel MOSFETs, use n-channel equations with p-channel parameters and invert current.

ECE 6412 - Analog Integrated Circuits and Systems II

© P.E. Allen - 2002

Page 010-14

Lecture 010 – ECE4430 Review I (12/29/01)

# **MOSFET Small-Signal Model**

Complete schematic model:



where

$$g_m = \frac{di_D}{dv_{GS}} \Big|_{Q} = \beta(V_{GS} - V_T) = \sqrt{2\beta I_D} \qquad g_{ds} = \frac{di_D}{dv_{DS}} \Big|_{Q} = \frac{\lambda i_D}{1 + \lambda v_{DS}} \approx \lambda i_D$$

and 
$$g_{mbs} = \frac{\partial \iota_D}{\partial v_{BS}} \Big|_{\mathbf{Q}} = \left(\frac{\partial i_D}{\partial v_{GS}}\right) \Big|_{\mathbf{Q}} = \left(-\frac{\partial i_D}{\partial v_T}\right) \Big(\frac{\partial v_T}{\partial v_{BS}}\Big) \Big|_{\mathbf{Q}} = \frac{g_m \gamma}{2\sqrt{2|\phi_F| - V_{BS}}} = \eta g_m$$

Simplified schematic model:

$$G \leftrightarrow \bigcup_{S \circ}^{D \circ} = G \leftrightarrow \bigcup_{S \circ}^{D \circ} = \underbrace{G \circ}_{v_{gs}}^{G \circ} \underbrace{g_{mv_{gs}}}_{g_{mv_{gs}}} \underbrace{r_{ds}}_{v_{ds}} \underbrace{v_{ds}}_{v_{ds}}$$
  
t assumption: 
$$g_m \approx 10g_{mbs} \approx 100g_{ds}$$

Extremely important assumption:

•B v<sub>DS</sub>

Fig. 010-12



$$= \text{CGSO}(W_{\text{eff}}) + 0.67C_{ox}(W_{\text{eff}})(L_{\text{eff}})$$

$$C_{GD} = C_3 \approx C_{ox}(\text{LD})W_{\text{eff}}) = \text{CGDO}(W_{\text{eff}})$$
  
Active Region:

$$C_{GB} = 2 C_{5} = 2CGBO(L_{eff})$$
  

$$C_{GS} = C_{1} + 0.5C_{2} = C_{ox}(LD+0.5L_{eff})(W_{eff})$$
  

$$= (CGSO + 0.5C_{ox}L_{eff})W_{eff}$$
  

$$C_{GD} = C_{3} + 0.5C_{2} = C_{ox}(LD+0.5L_{eff})(W_{eff})$$
  

$$= (CGDO + 0.5C_{ox}L_{eff})W_{eff}$$





#### **Subthreshold MOSFET Model**

Weak inversion operation occurs when the applied gate voltage is below  $V_T$  and pertains to when the surface of the substrate beneath the gate is weakly inverted.



Model:

$$i_D = K_x \frac{W}{L} e^{v_G s/nV_t} (1 - e^{-v_D s/V_t}) (1 + \lambda v_{DS})$$

where

 $K_x$  is dependent on process parameters and the bulk-source voltage

 $n \approx 1.5 - 3$ 

and



Lecture 010 – ECE4430 Review I (12/29/01)

### **SUMMARY**

- Models
  - Large-signal
  - Small-signal
- Components
  - pn Junction
  - BJT
  - MOSFET

Strong inversion

Weak inversion

- JFET
- Capacitors
  - Depletion
  - Parallel plate