------------------------------------------------------------------
Quick-Turnaround ASIC Design in VHDL:
Core-Based Behavioral Synthesis

---------------------------------------------------------------------
by

Mohamed S. Ben Romdhane
Rockwell International Science Center, Thousand Oaks, CA, USA

Vijay K. Madisetti
Georgia Institute of Technology, Atlanta, USA

John W. Hines
USAF Wright Laboratories, OH, USA

THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE VOLUME 367
From the Foreword..... Modern digital signal processing applications provide a large challenge to the system designer. Algorithms are becoming increasingly complex, and yet they must be realized with tight performance constraints. Nevertheless, these DSP algorithms are often built from many constituent canonical subtasks (e.g., IIR and FIR filters, FFTs) that can be reused in other subtasks. Design is then a problem of composing these core entities into a cohesive whole to provide both the intended functionality and the required performance. Cores encapsulate units of functional behavior (e.g., butterflies, filter taps, etc.), as opposed to lower level library elements such as adders, multiplier, etc.

In order to organize the design process, there have been two major approaches. The top-down approach starts with an abstract, concise, functional description which can be quickly generated. On the other hand, the bottom-up approach starts from a detailed low-level design where performance can be directly assessed, but where the requisite design and interface detail take a long time to generate. In this book, the authors show a way to effectively resolve this tension by retaining the high-level conciseness of VHDL while parameterizing it to get good fit to specific applications through reuse of core library components. Since they build on a pre-designed set of core elements, accurate area, speed and power estimates can be percolated to high- level design routines which explore the design space. Results are impressive, and the cost model provided will prove to be very useful. Overall, the authors have provided an up-to-date approach, doing a good job at getting performance out of high-level design. The methodology provided makes good use of extant design tools, and is realistic in terms of the industrial design process. The approach is interesting in its own right, but is also of direct utility, and it will give the existing DSP CAD tools a highly competitive alternative. The techniques described have been developed within ARPAs RASSP (Rapid Prototyping of Application Specific Signal Processors) project, and should be of great interest there, as well as to many industrial designers.
Professor Jonathan Allen; Massachusetts Institute of Technology

Contents:
Preface. 1. Introduction. 2. Background. 3. VHDL-Based Design. 4. Design for Reuse. 5. Design with Reuse. 6. Board Integration. 7. Conclusions. A. DWR Software. References. Index.

Kluwer Academic Publishers, Boston

Date of publishing: May 1996 216 pp. Hardbound

ISBN: 0-7923-9744-4 Prices:

NLG: 175.00 USD: 95.00 GBP: 67.50

=============================================================================

ORDER FORM
Author: Mohamed S. Ben Romdhane
Title: Quick-Turnaround ASIC Design in VHDL
( ) Hardbound / ISBN: 0-7923-9744-4
NLG: 175.00 USD: 95.00 GBP: 67.50
Ref: KAPIS
( ) Payment enclosed to the amount of ___________________________
( ) Please send invoice
( ) Please charge my credit card account:
Card no.: |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_| Expiry date: ______________
() Access () American Express () Mastercard
() Diners Club () Eurocard () Visa
Name of Card holder: ___________________________________________________
Delivery address:
Title : ___________________________ Initials: _______________M/F______
First name : ______________________ Surname: ______________________________
Organization: ______________________________________________________________
Department : ______________________________________________________________
Address : ______________________________________________________________
Postal Code : ___________________ City: ____________________________________
Country : _____________________________Telephone: ______________________
Email : ______________________________________________________________
Date : _____________________ Signature: _____________________________
Our European VAT registration number is: |_|_|_|_|_|_|_|_|_|_|_|_|_|_|
To be sent to:
For customers in Mexico, USA, Canada Rest of the world: and Latin America:
Kluwer Academic Publishers Kluwer Academic Publishers Group
Order Department Order Department
P.O. Box 358 P.O. Box 322
Accord Station 3300 AH Dordrecht
Hingham, MA 02018-0358 The Netherlands
U.S.A.
Tel : 617 871 6600 Tel : +31 78 6392392
Fax : 617 871 6528 Fax : +31 78 6546474
Email : kluwer@wkap.com Email : services@wkap.nl
For Looseleaf Publications on Law:
Libresso Distribution Centre
P.O. Box 23 7400 GA Deventer
The Netherlands
Tel : +31 5706 33155
Fax : +31 5706 33834
Payment will be accepted in any convertible currency. Please check the rate of exchange with your bank. Prices are subject to change without notice. All prices are exclusive of Value Added Tax (VAT). Customers in the Netherlands please add 6% VAT. Customers from other countries in the European Community:
* please fill in the VAT number of your institute/company in the appropriate space on the orderform: or
* please add 6% VAT to the total order amount (customers from the U.K. are not charged VAT).
=============================================================================