# MONOLITHIC INDUCTOR DESIGN IN SI TECHNOLOGY

### **Objective**

The objective of this presentation is:

- 1.) Illustrate the design and analysis of on-chip spiral inductor.
- 2.) Show an inductor design example using ASITIC.

#### **Outline**

- Spiral Inductors
- Inductor Modeling
- Design Guidelines for CMOS Spiral Inductors
- ASITIC overview
- Design Example
- References

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 045-2

Lecture 045 – Monolithic Inductor Design in Silicon Technology (5/16/03)

#### **Spiral Inductors**

The most widely used on-chip inductor is a spiral inductor.



D: diameterW: width of a spiralS: spacing between turnsN: number of turns

- Design Parameters
  - Diameter, D, is mainly decided from area restriction.
  - Remaining parameters, W, S, and N are optimized to get
    - i) Desired inductance value, L
    - ii) High quality factor, Q
    - **iii)** High self-resonant frequency,  $f_{SR}$

Lecture 045 - Monolithic Inductor Design in Silicon Technology (5/16/03)

### **Spiral Inductors**

- Implementation
  - Spiral inductor is implemented using metal layers in Si technology.
  - Topmost metal is preferred because of its low resistivity.
  - More than one metal layers can be connected together to reduce resistance or area.

- The accurate analysis of a spiral inductor requires complex electro-magnetic simulation.



### **Inductor Modeling**

A lumped circuit model can be developed to show spiral inductor conceptually and to be used in circuit design.



where

 $\mu_0 = 4\pi \times 10^{-7}$ ,  $\sigma$  is the conductivity of the material

a is the distance from the center of the inductor to the middle of the windings

L is the total length of the spiral, t is the thickness of the metal,

δ is the skin depth given by  $\delta = \sqrt{\frac{2}{W\mu_0\sigma}}$ , G<sub>sub</sub>(C<sub>sub</sub>) is process-dependent parameters.

### **Inductor Modeling**

- Components
  - R<sub>s</sub>: low-frequency resistive loss of a metal and skin effect.
  - C<sub>p</sub>: arises from the overlap of the cross-under with the rest of the spiral. The lateral capacitance from turn to turn is included.
  - C<sub>ox</sub>: capacitance between the spiral and the substrate
  - R<sub>1</sub>: substrate loss
  - C<sub>1</sub>: capacitance of the substrate
- Design specifications
  - L: desired inductance value
  - Q: quality factor. Simple approximation is

$$Q = \frac{\omega L}{R_S}$$

-  $f_{SR}$  self-resonant frequency. The resonant frequency of LC combination represents the upper useful frequency limit of the inductor. Inductor operation frequency should be lower than  $f_{SR}$ ,  $f < f_{SR}$ 

ECE 6440 - Frequency Synthesizers

Lecture 045 – Monolithic Inductor Design in Silicon Technology (5/16/03)

### **Design Guidelines for CMOS Spiral Inductors [4]**

- D: outer diameter
  - D $\uparrow$  Q $\uparrow$  for small D, but self-resonant frequency,  $f_{SR}\downarrow$ , as parasitic capacitance between the substrate and the spiral increases.
  - A good design usually has  $D < 200 \mu m$ .
- W: metal width
  - Metal width should be as wide as possible.
  - W $\uparrow$  Q $\uparrow$  as  $R_s \downarrow$
  - However, as W > Wopt, skin effects appear in metal traces, increasing  $R_s$ .
  - A good design uses  $10\mu m < W < 20\mu m$ .
- S: spacing between turns
  - Spacing should be as small as possible.
  - S↑ L↑ as M (mutual inductance)↓
  - Use minimum metal spacing allowed in the technology (ex.,  $S_{min} \approx 1 \sim 5$ um in CMOS). Make sure the inter-winding capacitance between turns is not significant.
- N: number of turns
  - Use a value that gives a layout convenient to work with other parts of circuits.

© P.E. Allen - 2003

Page 045-6

Lecture 045 – Monolithic Inductor Design in Silicon Technology (5/16/03)

## ASITIC

- Overview
  - An analysis and simulation tool for spiral inductors and transformers for ICs
  - Developed by Ali M. Niknejad at UC Berkeley
  - Document: http://formosa.eecs.berkeley.edu/~niknejad/asitic.html

# • Procedure

- Log on to UNIX account.
- Make a directory for ASITIC files (ex. 'my\_asitic')
- Copy a technology file (CMOS.tek) to working directory. This is the default tech file that can be replaced for other processes.

> cp /a/yamsrv1.ece.gatech.edu/export/home3/asitic/common/tek/CMOS.tek.

- Start ASITIC program with following command >/a/yamsrv1.ece.gatech.edu/export/home3/asitic/asitic\_sun -8 -t CMOS.tek
- ASITIC window will pop up and command line shows a prompt for the program. ASITIC>
- Create, analyze and optimize inductors using commands.
- Useful command: sq, optl, pix and etc. For reference, refer 'Command Reference' section of the documentation.

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 045-8

Lecture 045 – Monolithic Inductor Design in Silicon Technology (5/16/03)

### Design Example

A 2GHz LC tank will be designed as a part of LC oscillator. C value is given as 3pF. (a) Find L value. (b) Design a spiral inductor with L value ( $\pm$  5% range) from (a) using ASITIC. Optimize design parameters, W, S, D and N to get a high Q (Q<sub>min</sub> = 5). Show L, Q, f<sub>SR</sub> value obtained from simulation. (c) Show the layout. (d) Give a lumped circuit model.

### <u>Solution</u>

(a) LC tank oscillation frequency is given as 2GHz.

L = 2.11nH is desired.

- (b)  $L = 2.11nH(\pm 5\%)$  is used as input parameter. Several design parameters are tried to get high Q and  $f_{SR}$  values. Final design has
  - Parameters: W = 19um, S = 1um, D = 200um, N = 3.5
  - Resulting inductor: L = 2.06nH, Q = 7.11,  $f_{sr} = 9.99GHz$  @ 2GHz

This design is acceptable as  $Q > Q_{min}$  and  $f < f_{SR}$ .



### **References**

- [1] Thomas H. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits*, Cambridge
- [2] Behzad Razavi, *Design of Integrated Circuits for Optical Communications*, McGraw Hill
- [3] Joachim N. Burghartz and et al, "RF Circuit Design Aspects of Spiral Inductors on Silicon", *IEEE J. Solid-State Circuits*, vol. 33, no.12, pp. 2028-2034,1998
- [4] Jaime Aguilera and et al, "A Guide for On-Chip Inductor Design in a Conventional CMOS Process for RF Applications", *Applied Microwave & Wireless*, pp. 56-65, October 2001