## LECTURE 080 – ALL DIGITAL PHASE LOCK LOOPS (ADPLL) (Reference [2])

### **Outline**

- Building Blocks of the ADPLL
- Examples of ADPLL Implementation
- ADPLL Design
- ADPLL System Simulation

ECE 6440 - Frequency Synthesizers

Lecture 080 – All Digital PPLs (5/15/03)

# **BUILDING BLOCKS OF THE ADPLL**

## What is an All Digital PLL?

- An ADPLL is a PLL implemented only by digital blocks
- The signal are digital (binary) and may be a single digital signal or a combination of parallel digital signals.

## **Block Diagram of an ADPLL**



### Advantages:

- No off-chip components
- Insensitive to technology

Page 080-2



Page 080-3











## **Digital-Averaging Phase Detector**

Similar to the Hilbert transform but simpler.

 $\cos\theta_e$  and  $\sin\theta_e$  are implemented by averaging (integrating) the output signals of the multipliers over an appropriate period of time.



This phase detector includes a filter function defined by the impulse function of the averaging circuitry.

#### LOOP FILTERS FOR THE ADPLL

#### **Categories**

- 1.) PD's not having a parallel digital output.
- 2.) PD's having a parallel digital output.

#### **UP/DOWN** Counter Loop Filter













Operation:

The upper  $\div N$  counter will produce a carry pulse whenever more than N pulses of an ensemble of M pulses have been UP pulses.

The lower  $\div N$  counter will produce a borrow pulse whenever more than N pulses of an ensemble of M pulses have been DN pulses.

The performance of the filter is very nonlinear.

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 080-12

Lecture 080 – All Digital PPLs (5/15/03)

## **Digital Loop Filters with an** *N***-bit Parallel Input Signal**

$$H(s) = \frac{O(s)}{I(s)}$$
 If  $I(s)$  is  $\mathcal{L}[\delta(t)]$ , then  $O(s) = H(s)I(s) = H(s)$  = Impulse response

Convolution:

$$h^*(t) = T \sum_{n=0}^{\infty} h(n) \delta(t - nT)$$

Frequency Domain:

$$H^*(s) = T \sum_{n=0}^{\infty} h(n) e^{-nT}$$

*z*-Domain:

$$H(z) = H^*(s) \Big|_{z=e^{sT}} = T \sum_{n=0}^{\infty} h(n) z^{-n}$$

Infinite Impulse Response (IIR) Filters-

$$n \rightarrow \infty$$

Finite Impulse Response (FIR) Filters-

$$n = N$$







#### **Increment-Decrement Counter**

Used with loop filters such as the *K* counter or *N* before *M* that output CARRY or BORROW pulses.



follows the pattern of "high-low-low-highlow-low".

Therefore, the maximum IDout frequency = 2/3 ID clock frequency. This will limit the hold range of the ADPLL

Fig. 2.3-16



A BORROW pulse causes the toggle-FF to be set high on the suceeding two positive edges of the ID clock.

This causes the next IDout pulse to be delayed by one ID clock period. The toggle-FF has the pattern of "low-high-high-low-high-high" which gives the min. IDout frequency = 1/3 ID clock frequency.

Basically, 1 CARRY pulse adds 1/2 cycle and 1 BORROW pulse removes 1/2 cycle.

ECE 6440 - Frequency Synthesizers

IDout



1.) Pulse forming circuit – Downscales  $f_1$  by two to get  $v_1^*$ .  $v_1$  and  $v_1^*$  generate the clock for the loop filter. The negative-going edge of  $v_1^*$  generates a start pulse.

2.) Digital controlled oscillator – The variable  $\div N$  counter is a down counter. Its content starts with the number *N* loaded in parallel from the loop filter. The clock,  $f_c$ , causes the counter to count down to 0. The content of the  $\div N$  counter at this time is called the terminal count (TC). The output pulse at TC reloads the content *N* in the  $\div N$  counter and starts the  $\div M$  counter counting up from 0. When the  $\div M$  counter reaches TC, a pulse is delivered at the output which is  $v_2$ .

ECE 6440 - Frequency Synthesizers

## **Example 1 – Continued**

When the loop is locked,  $f_c = MNf_1$ . Note that the duration of the start pulse <  $1/f_c$ . Waveforms:



In lock, the average number of carry pulses and borrow pulses are equal and no cycles are added or deleted. If  $f_1$  increases, the output of the EXOR detector becomes asymmetrical in order to allow the *K* counter to produce more carry pulses than borrow pulses on average.











Page 080-24



Lecture 080 – All Digital PPLs (5/15/03)

#### "Overslept" Carries and Borrows

- If the ID clock frequency is too low, the ID counter is unable to process all the carries and borrows. This condition is called *overslept carries and borrows*.
- If a number of carries have to be processed in succession by the ID counter, the delay between any two carries,  $K/Mf_o$ , should be larger than 3 ID clock periods,  $1/2Nf_o$ .
- The condition for no overslept carries or borrows is given as,

$$\frac{K}{Mf_o} > \frac{3}{2Nf_o} \implies N > \frac{3M}{2K}$$
  
$$\therefore \qquad N_{min} = \frac{3M}{2K}$$

Since M, K, and N are mostly integer powers of 2, the practical minimum is,

$$N_{practical} = \frac{2M}{K}$$



## **Ripple (Phase Jitter) Reduction Techniques**

A ripple cancellation scheme that uses the enable feature of the *K* counter is shown below.





## **ADPLL FSK Decoder Design – Continued**

1.) Assume the FSK transmitter uses the frequencies of  $f_{11} = 2100$ Hz and  $f_{12} = 2700$ Hz. Let  $f_o = \sqrt{f_{11}f_{12}} \approx 2400$ Hz

To ensure that both frequencies of the FSK transmitter are within the hold range of the ADPLL we specify that  $\Delta f_H = 600$ Hz.

- 2.) The PD has been selected as a JK Flip-flop.
- 3.) For minimum ripple let M = 2K.
- 4.) Select *N*.

a.) For the simplest circuit, let 
$$M = 2N$$
.  
 $Mf_o \quad f_o \quad 2400$ 

If 
$$K = 4$$
, then  $\Delta f_H = \frac{30}{2NK} = \frac{30}{K} = \frac{2100}{4} = 600$ Hz

However, the 74xx297 requires that  $K \ge 8$ .

b.) Therefore, choose 
$$K = 8$$
 which gives  $\underline{M = 2K = 16}$  and  
 $\Delta f_H = \frac{2Kf_o}{2NK} = \frac{f_o}{N} \implies \underline{N = 4}$ 

5.) To avoid overslept carries and borrows (this is not realized in this design),

$$N > N_{min} = \frac{3M}{2K} = \frac{3 \cdot 16}{2 \cdot 8} = 3$$
 Therefore,  $N = 4$  is okay.  
6.) Settling time,  $\tau = \frac{2}{f_o} = \frac{2}{2400} = 0.833$ ms













Lecture 080 - All Digital PPLs (5/15/03)

Page 080-39

## **SUMMARY**

- The ADPLL is implemented entirely of digital circuits
- The digital PDs can have a parallel output or and UP and DOWN output
- Digital VCOs use borrow and carry operations to change the frequency
- This completes our systems perspective of PLLs

ECE 6440 - Frequency Synthesizers