LECTURE 110 – PHASE FREQUENCY DETECTORS (READING: [2], [6])

Introduction

The objective of this presentation is examine and characterize phase/frequency detectors at the circuits level. Most of the circuits presented will be compatible with CMOS technology.

Organization:



ANALOG MULTIPLIERS

Linear Multipliers

Modulators vs. Multipliers

A *modulator* is a circuit with multiple inputs where one input can modify or control the signal flow from another input to the output.



where f_A and f_B are two arbitrary functions of $v_1(t)$ and $v_2(t)$, respectively.

A *multiplier* is a modulator where f_A and f_B are linear functions of $v_1(t)$ and $v_2(t)$.

$$v_1(t) \rightarrow$$

 $v_2(t) \rightarrow$

Multiplier
 $v_{out}(t) = K_1 v_1(t) \cdot v_2(t)$
(11-2)

Applications of Multipliers

- Nonlinear analog signal processing
- Mixing
- Phase difference detection
- Modulation and demodulation
- Frequency translation

Symbol



ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003



Simple BJT 2-Quadrant Multiplier

The differential amplifier makes a simple multiplier/modulator. Circuit:



Lecture 110 – Phase Frequency Detectors (6/9/03)

Basic Principle of Analog Bipolar Multiplier - Gilbert Cell Circuit:



Note that

 $v_{BE1} + v_{BE2} = v_{BE3} + v_{BE4}$ Substituting for v_{BE} by,

$$v_{BE} = = V_t \ln \left(\frac{\dot{i}_C}{I_s} \right)$$

Gives,

$$ln\left(\frac{i_{C1}}{I_{s1}}\right) + ln\left(\frac{i_{C2}}{I_{s2}}\right) = ln\left(\frac{i_{C3}}{I_{s3}}\right) + ln\left(\frac{i_{C4}}{I_{s4}}\right) \implies ln\left(\frac{i_{C1}i_{C2}}{I_{s1}I_{s2}}\right) = ln\left(\frac{i_{C3}i_{C4}}{I_{s3}I_{s4}}\right) \implies \frac{i_{C1}i_{C2}}{I_{s1}I_{s2}} = \frac{i_{C3}i_{C4}}{I_{s3}I_{s4}}$$

If Q1 through Q4 are matched, then $I_{s1} = I_{s2} = I_{s3} = I_{s4}$, and

$$i_{C1}i_{C2} = i_{C3}i_{C4}$$

ECE 6440 - Frequency Synthesizers



Lecture 110 – Phase Frequency Detectors (6/9/03)

<u>Gilbert Multiplier Cell - Continued</u>

 $\therefore \Delta i_C = I_{EE} \tanh(v_1/2V_t) \tanh(v_2/2V_t)$ which solves the two-quadrant problem. Assume that, $v_{OUT} = R(i_{L1} - i_{L2}) = R\Delta i_C = RI_{EE} \tanh(v_1/2V_t) \tanh(v_2/2V_t)$

Synchronous Modulator:

 $v_1 \ll 2V_t$ and $v_2 \gg 2V_t \Rightarrow v_{OUT} \approx RI_{EE} sgn[v_2(t)] tanh(v_1/2V_t)$ Waveforms:





Voltage Equivalent:



Therefore the previous results can be converted to,

$$v_{in}v_2 = v_3v_4$$

Let v_4 be an output, then

$$v_4 = v_{out} = \frac{v_{in}v_2}{v_3}$$

ECE 6440 - Frequency Synthesizers

Lecture 110 – Phase Frequency Detectors (6/9/03)

Four Quadrant Linear Multiplier

Circuit:



The predistortion circuit forms $\tanh^{-1}x$ type shaping prior to the $\tanh x$ shaping of the following stage.

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Four Quadrant Linear Multiplier - Continued

Analysis

Note that, $\mathbf{v}_{\text{BE3}} - \mathbf{v}_{\text{BE4}} + \mathbf{v}_{\text{BE5}} - \mathbf{v}_{\text{BE6}} = 0 \rightarrow \mathbf{V}_{\text{T}} \ln \left(\frac{\mathbf{i}_3}{\mathbf{I}_{s3}} \right) - \mathbf{V}_{\text{T}} \ln \left(\frac{\mathbf{i}_4}{\mathbf{I}_{s4}} \right) + \mathbf{V}_{\text{T}} \ln \left(\frac{\mathbf{i}_5}{\mathbf{I}_{s5}} \right) - \mathbf{V}_{\text{T}} \ln \left(\frac{\mathbf{i}_6}{\mathbf{I}_{s6}} \right) = 0$
Assuming matched transistors gives $i_3 i_5 = i_4 i_6$, $i_9 i_3 = i_4 i_{10}$ and $i_9 i_6 = i_5 i_{10}$
Also note that, $i_1 = i_3 + i_4$, $i_2 = i_5 + i_6$, $i_{L1} = i_3 + i_5$, $i_{L2} = i_4 + i_6$, and $I_{XX} = i_9 + i_{10}$
Assume that $i_9 - i_{10} = \frac{V_1}{K_1}$, $i_1 - i_2 = \frac{V_2}{K_2}$, and $v_{OUT} = K_0(i_{L1} - i_{L2})$ where $K_1 = K_2 \approx 2R_{EE}$
Now,
$\mathbf{v}_{\text{OUT}} = \mathbf{K}_{\text{o}}[(\mathbf{i}_{4} + \mathbf{i}_{6}) - (\mathbf{i}_{3} + \mathbf{i}_{5})] = \mathbf{K}_{\text{o}}\left[\left(\mathbf{i}_{4} + \mathbf{i}_{5}\frac{\mathbf{i}_{10}}{\mathbf{i}_{9}}\right) - \left(\left(\mathbf{i}_{4}\frac{\mathbf{i}_{10}}{\mathbf{i}_{9}} + \mathbf{i}_{5}\right)\right)\right] = \mathbf{K}_{\text{o}}\left[\mathbf{i}_{4} - \mathbf{i}_{4}\frac{\mathbf{i}_{10}}{\mathbf{i}_{9}} - \mathbf{i}_{5} + \mathbf{i}_{5}\frac{\mathbf{i}_{10}}{\mathbf{i}_{9}}\right] = \mathbf{K}_{\text{o}}(\mathbf{i}_{4} - \mathbf{i}_{5})\left(1 - \frac{\mathbf{i}_{10}}{\mathbf{i}_{9}}\right) = \mathbf{K}_{\text{o}}\left(\frac{\mathbf{i}_{9} - \mathbf{i}_{10}}{\mathbf{i}_{9}}\right) = \mathbf{K}_{\text{o}}\left(\mathbf{i}_{4} - \mathbf{i}_{5}\right)\left(1 - \frac{\mathbf{i}_{10}}{\mathbf{i}_{9}}\right) = \mathbf{K}_{\text{o}}\left(\mathbf{i}_{4} - \mathbf{i}_{5}\right)\left(\mathbf{i}_{4} - \mathbf{i}_{5}\right)\left(\mathbf{i}_{5} - \mathbf{i}_{5}\right$
Next, find $i_4 - i_5$ in terms of $i_1 - i_2$ as follows.
$\dot{i}_1 - \dot{i}_2 = (\dot{i}_3 + \dot{i}_4) - (\dot{i}_5 + \dot{i}_6) = \left(\dot{i}_4 \frac{\dot{i}_{10}}{\dot{i}_9} + \dot{i}_4\right) - \left(\dot{i}_5 + \dot{i}_5 \frac{\dot{i}_{10}}{\dot{i}_9}\right) = \left(\frac{\dot{i}_9 + \dot{i}_{10}}{\dot{i}_9}\right)(\dot{i}_4 - \dot{i}_5)$
Therefore, $i_4 - i_5 = \left(\frac{i_9}{i_9 + i_{10}}\right)(i_1 - i_2)$ which is the desired result.
Substituting gives
$\mathbf{v}_{\text{OUT}} = \mathbf{K}_{o} \left(\frac{\mathbf{i}_{9} - \mathbf{i}_{10}}{\mathbf{i}_{9}} \right) \left(\frac{\mathbf{i}_{9}}{\mathbf{i}_{9} + \mathbf{i}_{10}} \right) \left(\mathbf{i}_{1} - \mathbf{i}_{2} \right) = \mathbf{K}_{o} \frac{(\mathbf{i}_{9} - \mathbf{i}_{10})(\mathbf{i}_{1} - \mathbf{i}_{2})}{\mathbf{i}_{9} + \mathbf{I}_{10}} = \frac{\mathbf{K}_{o}}{\mathbf{I}_{x}} \left(\mathbf{I}_{9} - \mathbf{i}_{10} \right) \left(\mathbf{i}_{1} - \mathbf{i}_{2} \right)$
$\therefore \qquad \text{vOUT} = \frac{K_0}{IXXK1K2} \text{ v1 v2} = K_m \text{ v1 v2}$
ECE 6440 - Frequency Synthesizers © P.E. Allen - 2003

Lecture 110 – Phase Frequency Detectors (6/9/03)

Gilbert Cell CMOS Multiplier

As we have seen, the classical Gilbert Cell mixer may be implemented in a singlebalanced or doubly-balanced configuration.



As with the BJT multipliers, one input, v_1 , is large enough that it cause the differential input transistor to act as a current steering switch. As a consequence, these mixers are really modulators.

The gain of the multipliers is $g_m R_L$.

A problem with the double-balanced multiplier is that it uses three stacked transistors.

Based on the Gilbert cell with two source-followers as current modulators.



Comparison with the Gilbert cell:

- Can operate at a lower supply voltage because the mixer does not use stacking
- Source followers give better linearity
- Has a smaller mixer gain because sharing the bias currents with the followers reduces g_m

 [†] K-K Kan, D. Ma, K-C Mak and H.C. Luong, "Design Theory and Performance of a 1-GHz CMOS Downconversion and Upconversion Mixers," *Analog Integrated Circuit and Signal Processing*, Vol. 24, No. 2, pp. 101-111, July 2000.
 ECE 6440 - Frequency Synthesizers
 © P.E. Allen - 2003

How Does the Previous Multiplier Work?

The oscillator input is sufficiently large that M1-M4 are fully switched on or off. Therefore, the multiplier is redrawn as shown and consists of two pairs of unbalanced source coupled MOSFETs.

The differential drain current of an unbalanced source-coupled pair is

$$\Delta i_D = i_{L1} - i_{L2} = I_{DC} + i_{SQ} + i_{non}$$

where
$$I_{DC} = \frac{(W_1/L_1) - (W_5/L_5)}{(W_1/L_1) + (W_5/L_5)} I_B$$

which is the current due to the asymmetry of the unbalanced source-coupled pair.

$$i_{SQ} = \frac{(W_1/L_1)(W_5/L_5)[(W_5/L_5)-(W_1/L_1)]K_n'}{[(W_1/L_1)+(W_5/L_5)]^2} V_i^2$$

which is a current proportional to the square of the differential input voltage, $V_i = V_{G1} - V_{G5}$ and where V_G is the gate voltage from the inherent square law model

$$i_{non} = \frac{2(W_1/L_1)(W_5/L_5)K_n'V_i}{[(W_1/L_1) + (W_5/L_5)]^2} \sqrt{[(W_1/L_1) + (W_5/L_5)]\frac{2I_B}{K_n'} - (W_1/L_1)(W_5/L_5)V_i^2}$$

which is the portion of current that causes harmonic distortion.

ECE 6440 - Frequency Synthesizers



Page 110-13

M6

Fig. 021005-01

 V_{DD}

Ť

ML2

ML1

 I_B

Frequency Response of the Previous Multiplier

There are four poles and one zero.

Dominant pole:

$$p_1 = \frac{1}{R_o C_o}$$

where R_o is the output resistance at $V_{IF}(v_{out})$.

Second pole:

$$p_2 = \frac{g_{m1} + g_{mbs1} + g_{m5} + g_{mbs5} + g_{o5} + g_{o7}}{C_x + C_{gs1} + C_{gs5}}$$

where g_{07} is the output conductance of I_B and

 C_x is the capacitance contributed by the biasing transistor as well as the cutoff transistor. The other two poles and zero are higher in magnitude and can be neglected.

Frequency response:



v_{in} M5

ECE 6440 - Frequency Synthesizers

Lecture 110 – Phase Frequency Detectors (6/9/03)

A Quarter-Square CMOS Multiplier[†]

Quarter-Square Principle:

$$v_0 = \frac{k}{4} \left[(v_1 + v_2)^2 - (v_1 - v_2)^2 \right] = \frac{k}{4} \left[v_1^2 + 2v_1v_2 + v_2^2 - v_1^2 + 2v_1v_2 - v_2^2 \right] = kv_1v_2$$

Differential Summer Circuit:





[†] J.S. Peña-Finol and J.A. Connelly, "A MOS Four-Quadrant Analog Multiplier Using the Quarter-Square Technique," *J. of Solid-State Circuits*, vol. SC-22, No. 6, pp. 1064-1073, Dec. 1987.

ECE 6440 - Frequency Synthesizers

Quarter-Square Multiplier - Continued



ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 110-18

Lecture 110 – Phase Frequency Detectors (6/9/03)

Quarter-Square Multiplier - Continued

of the transistors leaves the saturation region.

Complete Circuit:





ECE 6440 - Frequency Synthesizers

Lecture 110 – Phase Frequency Detectors (6/9/03)

Page 110-20

CMOS Four-Quadrant Multiplier

Complete circuit:



 v_{CX} is a voltage used to establish the common mode in the multiplier.

CMOS Four Quadrant Multiplier

Uses FETs in the triode region to achieve a linear four-quadrant multiplier. Ideal Operation (Op Amp Gain = ∞ and $v_i = 0$):

$$i_{1} = K' \left[\left(V_{GS} + \frac{v_{Y}}{2} - V_{T} \right) \frac{v_{x}}{2} - \frac{1}{2} \left(\frac{v_{x}}{2} \right)^{2} \right]$$

$$i_{2} = K' \left[\left(V_{GS} - \frac{v_{Y}}{2} - V_{T} \right) \left(\frac{-v_{x}}{2} \right) - \frac{1}{2} \left(\frac{-v_{x}}{2} \right)^{2} \right]$$

$$i_{3} = K' \left[\left(V_{GS} - \frac{v_{Y}}{2} - V_{T} \right) \frac{v_{x}}{2} - \frac{1}{2} \left(\frac{v_{x}}{2} \right)^{2} \right]$$

$$i_{4} = K' \left[\left(V_{GS} + \frac{v_{Y}}{2} - V_{T} \right) \left(\frac{-v_{x}}{2} \right) - \frac{1}{2} \left(\frac{-v_{x}}{2} \right)^{2} \right]$$

$$v_{o} = R(v_{o}^{+} - v_{o}^{-}) = RK'(-i_{4} - i_{3} + i_{1} + i_{2}) = RK' \left(\frac{v_{x}v_{y}}{2} + \frac{v_{x}v_{y}}{2} \right) = RK'v_{x}v_{y}$$

$$\therefore \quad \boxed{v_{o} = RK'v_{LO}v_{RF} = G_{T}v_{LO}v_{RF}}$$
where the gain, $G_{T} = RK'$

$$ECE 6440 - Frequency Synthesizers \qquad (0 \text{ P.E. Allen - 2003})$$

M1

 $v_x^+ = V_{LO}$

Lecture 110 – Phase Frequency Detectors (6/9/03)

CMOS Four-Quadrant Multiplier - Performance



SPICE Input File: Double MOSFET Differential Resistor Realization M1 1 2 3 4 MNMOS1 W=3U L=3U M2 1 5 8 4 MNMOS1 W=3U L=3U M3 6 5 3 4 MNMOS1 W=3U L=3U M4 6 2 8 4 MNMOS1 W=3U L=3U VSENSE 3 8 DC 0 VC1 2 0 DC 7V VC2 5 0 VSS 4 0 DC -5V V1216 .MODEL MNMOS1 NMOS VTO=0.75 KP=25U +LAMBDA=0.01 GAMMA=0.8 PHI=0.6 .DC V12 -3 3 0.2 VC2 2 6 1 .PRINT DC I(VSENSE)) .PROBE .END

Comments:

- Good linearity and tunability.
- Frequency range limited by the op amp

Previous circuit with a finite op amp gain (*A*):

$$v_{o} = v_{o}^{+} - v_{o}^{-} = A (v_{i}^{+} - v_{i}^{-}) \Rightarrow v_{i}^{+} = \frac{v_{o}}{2A} \text{ and } v_{i}^{-} = \frac{-v_{o}}{2A}$$

$$i_{1} = K' \left[\left[V_{GS} + \frac{v_{y}}{2} - \frac{v_{o}}{2A} - V_{T} \right] \left[\frac{v_{x}}{2} - \frac{v_{o}}{2A} \right] - \frac{1}{2} \left[\frac{v_{x}}{2} - \frac{v_{o}}{2A} \right]^{2} \right]$$

$$i_{2} = K' \left[\left[V_{GS} - \frac{v_{y}}{2} - \frac{v_{o}}{2A} - V_{T} \right] \left[-\frac{v_{x}}{2} - \frac{v_{o}}{2A} \right] - \frac{1}{2} \left[\frac{v_{x}}{2} + \frac{v_{o}}{2A} \right]^{2} \right]$$

$$i_{3} = K' \left[\left[V_{GS} - \frac{v_{y}}{2} + \frac{v_{o}}{2A} - V_{T} \right] \left[-\frac{v_{x}}{2} + \frac{v_{o}}{2A} \right] - \frac{1}{2} \left[\frac{v_{x}}{2} + \frac{v_{o}}{2A} \right]^{2} \right]$$

$$i_{4} = K' \left[\left[V_{GS} + \frac{v_{y}}{2} + \frac{v_{o}}{2A} - V_{T} \right] \left[-\frac{v_{x}}{2} + \frac{v_{o}}{2A} \right] - \frac{1}{2} \left[-\frac{v_{x}}{2} + \frac{v_{o}}{2A} \right]^{2} \right]$$

$$v_{o} = \frac{R}{1 + \frac{1}{A}} (-i_{4} - i_{3} + i_{1} + i_{2}) = \frac{RK'}{1 + \frac{1}{A}} \left[\frac{v_{x}v_{y}}{2} + \frac{V_{T}v_{o}}{A} - \frac{V_{GS}v_{o}}{A} + \frac{v_{T}v_{o}}{A} + \frac{V_{T}v_{o}}{A} \right]$$

$$v_{o} \left[\left(1 + \frac{1}{A} \right) \frac{2RK'}{A} (V_{GS} - V_{T}) \right] = RK'v_{x}v_{y} \qquad \therefore$$

$$ECE 6440 - Frequency Synthesizers \qquad (P.E. Allen - 2003)$$

Lecture 110 – Phase Frequency Detectors (6/9/03)

Page 110-24

CMOS Four Quadrant Multiplier - Continued

Previous circuit with a finite op amp gain (A) and a threshold variation (ΔV_T^+ and ΔV_T^-):

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

CMOS Multiplier - 4 FET Switch Plus Inverter

Circuit:

- V-I converter based on CMOS inverter
- LO commutates four-FET switch to mix with the RF current
- Linearity limited by V-I converter
- Noise set by V-I converter

Performance:

- Implemented for a 900 MHz RF, 100 MHz IF superheterodyne receiver
- Image noise suppression filter is required between the LNA and mixer to satisfy the matched input impedance requirement at the mixer.

Specification	Value
Conversion Gain	9 dB
DSB Noise Figure	6.7 dB
IIP3	-4 dBm
LO level	0 dBm
Current Drain	2.6 mA at 2.7V
Technology	0.5 µm CMOS

ECE 6440 - Frequency Synthesizers

Lecture 110 – Phase Frequency Detectors (6/9/03)

Passive Mixer Example

A simple, doubly balanced passive CMOS down-conversion mixer is shown along with the local oscillator waveform,

 $v_{OL}(t)$. Assume that $v_{RF}(t) = A_{RF}cos(\omega_{RF}t)$ and $v_{LO}(t)$ is $\frac{H}{2}$ shown below. (a.) Find the conversion gain, G_c , in dB if the $v_{RF}(t)$ switches are ideal. (b.) Find the conversion gain in dB if the $\frac{H}{2}$ switches have an ON resistance of $R_s/2$.



Solution

Assume the switches have an ON resistance of R_{ON} and work both parts (a) and (b) simultaneously. Also, The equation for $v_{IF}(t)$ can be written as,

$$v_{IF}(t) = \left(\frac{R_s}{2R_s + 2R_{ON}}\right) v_{RF}(t) \cdot \text{sgn}[v_{LO}(t)]$$

$$V_{IF}(j\omega) = \left(\frac{R_s}{2R_s + 2R_{ON}}\right) A_{RF}\cos(\omega_{RF}t) \cdot \left[\frac{4}{\pi}\cos(\omega_{LO}t) + \frac{4}{3\pi}\cos(3\omega_{LO}t) + \cdots\right]$$

$$V_{IF}(j\omega) \approx \left(\frac{R_s}{2R_s + 2R_{ON}}\right) \frac{4A_{RF}}{\pi}\cos(\omega_{RF}t) \cdot \cos(\omega_{LO}t) = \left(\frac{R_s}{2R_s + 2R_{ON}}\right) \frac{2A_{RF}}{\pi}\cos[\omega_{RF} - \omega_{LO}]t]$$

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

RF LO-I LO-I Fig. 12.5-26

© P.E. Allen - 2003



A 1.8V, 1.9GHz CMOS Multiplier[†]

This mixer uses a stacked Gilbert cell as shown.

$CITOTINATICE TOT KI^{*} = 1.90112 and H^{*} = 2.901112$						
Supply Voltage	1.8V	2.1	3.0			
LO Power (1.65GHz)	-8dBm	-8dBm	-8dBm			
SSB NF (50Ω)	10.2dB	9.4dB	8.2dB			
Conversion Gain	0.5dB	2.4dB	6.5dB			
IIP3	-6dBm	-5.5dBm	-3dBm			
Input -1dB Compression	- 15dBm	- 14.5dBm	- 12dBm			
Total Current	4.8mA	5.8mA	13.1mA			

	Performance fo	r RF =	1.9GHz	and $IF =$	250MHz
--	----------------	--------	--------	------------	--------



[†] P.J. Sullivan, B.A. Xavier and W.H. Ku, "Low Voltage Performance of a Microwave CMOS Gilbert Cell Mixer," *IEEE J. of Solid-State Circuits*, Vol. 32, No. 7, July 1997, pp. 1151-1155. ECE 6440 - Frequency Synthesizers © P.E. Allen - 2003





[†] H. O. Johansson, "A Simple Precharged CMOS Phase Fequency Detector," *IEEE J. of Solid-State Circuits*, Vol. 33, No. 2, Feb. 1998, pp. 295-299. ECE 6440 - Frequency Synthesizers © P.E. Allen - 2003







Frequency Response of Various PFDs

The maximum operation frequency is defined as the frequency where the size of the dead zone starts to deviate significantly from the low-frequency value.



SUMMARY

Analog Multipliers:

- 1-, 2-, and 4-quadrant
- Modulator output voltage is the product of arbitrary functions of the inputs
- Multiplier output voltage is a linear product of the inputs
- BJT multipliers Gilbert Cell
- MOS multipliers quarter-square principle, translinear principle
- The linearity of the multipliers can be increased by various methods.

Digital Detectors:

- The EXOR and JK phase detectors are reasonably simple and straightforward
- The primary objective of the phase frequency detector is to eliminate the dead zone
- Techniques for reducing the dead zone
 - Precharge PFD
 - Modified Precharge PFD

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003