LECTURE 120 – FILTERS AND CHARGE PUMPS (READING: [4,6,9,10])

Objective

The objective of this presentation is examine the circuits aspects of loop filters and charge pumps suitable for PLLs in more detail.

Outline

- Filters
- Charge Pumps
- Summary

ECE 6440 - Frequency Synthesizers

Lecture 120 - Filters and Charge Pumps (6/9/03)

Page 120-2

© P.E. Allen - 2003

Why Does the PLL Need a Filter?



FILTERS

The loop filter is important to the performance of the PLL.

- 1.) Removes high frequency noise of the detector
- 2.) Influences the hold and capture ranges
- 3.) Influences the switching speed of the loop in lock.
- 4.) Easy way to change the dynamics of the PLL

Lecture 120 - Filters and Charge Pumps (6/9/03)



Active Filters - Continued

3.) Active PI filter.

$$F(s) = -\frac{R_2 + \frac{1}{sC_2}}{R_1} = -\left(\frac{sR_2C_2 + 1}{sR_1C_2}\right) = -\left(\frac{s\tau_2 + 1}{s\tau_1}\right)$$

Advantages:

- Can get poles at the origin
- Can reduce the passive element sizes using transresistance



Higher-Order Active Filters

- 1.) Cascading first-order filters (all poles are on the negative real axis)
 - Uses more op amps and dissipates more power.
- 2.) Extending the lag-lead filter.



From the previous slide we can write,

$$Z_{1}(s)(\text{eq.}) = R_{1} \left(\frac{sR_{1}C_{3}}{4} + 1 \right) \text{ and } \qquad Z_{2}(s) = \frac{sR_{2}C_{2} + 1}{sC_{2}}$$

$$\therefore \quad \frac{V_{out}}{V_{in}} = -\frac{\frac{sR_{2}C_{2} + 1}{sC_{2}}}{R_{1} \left(\frac{sR_{1}C_{3}}{4} + 1 \right)} = -\frac{sR_{2}C_{2} + 1}{sC_{2}R_{1} \left(\frac{sR_{1}C_{3}}{4} + 1 \right)} = -\frac{s\tau_{2} + 1}{s\tau_{1}(s\tau_{3} + 1)}$$

where $\tau_1 = R_1 C_2$, $\tau_2 = R_2 C_2$, and $\tau_3 = 0.25 R_1 C_3$

The additional pole could also be implemented by an *RC* network at the output. However, now the output resistance is not small any more.

ECE 6440 - Frequency Synthesizers

Fig. 3.1-30

DC Offsets:



What is the input and output offset voltages of this example?

Output offset voltage = $V_{OS}(\text{out}) = \left(\frac{R_2}{R_1}\right) V_{IO} + R_2 I_{OS}$

Input offset voltage = $V_{OS}(in) = -V_{IO} + R_1 I_{OS}$

Assume the op amp is a 741 with $V_{IO} = 3$ mV, $I_{OS} = 100$ nA, and $R_1 = R_2 = 10$ k Ω .

$$\therefore V_{OS}(\text{out}) = 3\text{mV} + 10\text{k}\Omega \cdot 100\text{nA} = 4\text{mV}$$

$$V_{OS}(in) = -3mV + 10k\Omega \cdot 100nA = -2mV$$

We have seen previously that these input offset voltages can lead to large spurs in the PLL output.

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 120-8

Lecture 120 - Filters and Charge Pumps (6/9/03)

Non-Idealities of Active Filters - Continued

Inverting and Noninverting Amplifiers:



ECE 6440 - Frequency Synthesizers

Non-Idealities of Active Filters - Continued

Example:

Assume that the noninverting and inverting voltage amplifiers have been designed for a voltage gain of +10 and -10. If $A_{vd}(0)$ is 1000, find the actual voltage gains for each amplifier.

Solution

For the noninverting amplifier, the ratio of R_2/R_1 is 9.

$$A_{vd}(0)R_1/(R_1+R_2) = \frac{1000}{1+9} = 100.$$

$$V_{out} = 10^{(100)} = 0.001 \text{ m/s} = 100.$$

:. $\overline{V_{in}} = 10 \left(\frac{101}{101} \right) = 9.901$ rather than 10.

For the inverting amplifier, the ratio of R_2/R_1 is 10.

$$\frac{A_{vd}(0)R_1}{R_1 + R_2} = \frac{1000}{1 + 10} = 90.909$$

$$\therefore \quad \frac{V_{out}}{V_{in}} = -(10) \left(\frac{90.909}{1 + 90.909}\right) = -9.891 \text{ rather than } -10.$$

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 120-10

Lecture 120 – Filters and Charge Pumps (6/9/03)

Non-Idealities of Active Filters - Continued

Finite Gainbandwidth:

Assume that the noninverting and inverting voltage amplifiers have been designed for a voltage gain of +1 and -1. If the unity-gainbandwidth, *GB*, of the op amps are 2π Mrads/sec, find the upper -3*dB* frequency for each amplifier.

Solution

In both cases, the upper -3dB frequency is given by

$$\omega_H = \frac{GB \cdot R_1}{R_1 + R_2}$$

For the noninverting amplifier with an ideal gain of +1, the value of R_2/R_1 is zero.

$$\therefore \quad \omega_H = GB = 2\pi \text{ Mrads/sec (1MHz)}$$

For the inverting amplifier with an ideal gain of -1, the value of R_2/R_1 is one.

$$\therefore \quad \omega_H = \frac{GB \cdot 1}{1+1} = \frac{GB}{2} = \pi \text{ Mrads/sec (500 \text{ kHz})}$$





CHARGE PUMPS

The use of the PFD permits the use of a charge pump in place of the conventional PD and low pass filter. The advantages of the PFD and charge pump include:

- The capture range is only limited by the VCO output frequency range
- The static phase error is zero if the mismatches and offsets are negligible.



QA high deposits charge on C_p (A leads B).

 Q_B high removes charge from C_p (B leads A).

 Q_A and Q_B low V_{out} remains constant.

We have seen that a resistor in series with C_p is necessary for stability.

(QB is high for a short time due to reset delay but the difference between average values between QA and QB still accurately represents the input phase or frequency difference.)

ECE 6440 - Frequency Synthesizers

Conventional Tri-Stage
Low power consumption, moderate speed, moderate clock skew Low power frequency synthesizers, digital clock generators
Current Steering
Static current consumption, high speed, moderate clock skew High speed PLL (>100MHz), translation loop, digital clock generators
• Differential input with Single-Ended output
Medium power, moderate speed, low clock skew
Low-skew digital clock generators, frequency synthesizers
• Fully Differential
Static current consumption, high speed (>100MHz)
Digital clock generators, translation loop, frequency synthesizer (with on-chip filter)
Advantages of charge pumps
Consume less power than active filters
Have less noise than active filters
Do not have the offset voltage of op amps
Provide a pole at the origin
More compatible with the objective of putting the filter on chip

ECE 6440 - Frequency Synthesizers

Lecture 120 – Filters and Charge Pumps (6/9/03)

Nonidealities in Charge Pumps[†]

Leakage current:

Small currents that flow when the switch is off.

Mismatches in the Charge Pump:

The up and down (charge and discharge) currents are unequal.

Timing Mismatch in PFD:

Any mismatch in the time at which the PFD provides the up and down outputs. Charge Sharing:

The presence of parasitic capacitors will cause the charge on the desired capacitor to be shared with the parasitic capacitors.

© P.E. Allen - 2003

Page 120-14

[†] Woogeun Rhee, "Design of High-Performance CMOS Charge Pumps in Phase-Locked Loops," *Proc. of 1999 ISCAS*, Page II-545-II548, May 1999.



This circuit reduces the pull-in time, T_P , and enhances the switching speed of the PLL while maintaining the same noise bandwidth and avoiding modulation damping. Technique:

Increase the gain of the phase detector for increasing values of phase error.



The gain of the phase detector is increased when θ_e becomes larger than θ_{AD} or smaller than $-\theta_{AD}$. During the time the phase detector gain has increased by k, the loop filter bandwidth is also increased by k.

[†]C-Y Yang and S-I Liu, "Fast-Switching Frequency Synthesizer with a Discriminator-Aided Phase Detector," *IEEE J. of Solid-State Circuits*, Vol. 35, No. 10, Oct. 2000, pp. 1445-1452. ECE 6440 - Frequency Synthesizers



A Type-I Charge Pump[†]

This PLL uses an on-chip, passive discrete-time loop filter with a single state, chargepump to implement the loop filter. The stabilization zero is created in the discrete-time domain rather than using RC time constants.

Block diagram of the Type-I, charge pump PLL frequency synthesizer:





Type-I Charge Pump – Continued

The discrete-time loop filter:



where $z = e^{sT_s}$, T_s is the sampling period (S1), k_{lf} is a gain constant, and $f_1(s)$ accounts for the loading effect of the low pass filter.

The open-loop transfer function of this system is given as,

$$T(s) = (1-z^{-1})\frac{K_d K_o k_{lf} f_1(s)}{s^2 N} \quad \rightarrow \quad T(s) = (sT_s)\frac{K_d K_o k_{lf} f_1(s)}{s^2 N} = \frac{T_s K_d K_o k_{lf} f_1(s)}{s N}$$

which is a Type I system if $\omega << 2\pi/T_s$.

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 120-22

Lecture 120 - Filters and Charge Pumps (6/9/03)

Type-I Charge Pump – Continued

Clock generator and clock waveforms:

Discrete-time loop filter:



Page 120-21

Comparison of the frequency response of the conventional and single state architectures:



Page 120-23



Vcp

Fig. 120-10

 V_{DD}

Up

Dn

where ω_{c3} is the crossover frequency

Vcp

 C_2

 \leq_{R_1}

Charge Pump with a Third-Order Filter

The additional pole of a third-order PLL provides more spurious suppression. However, the phase lag associated with the pole introduces a stability issue. Circuit:

The impedance of the loop filter is,

$$Z(s) = \left(\frac{b}{b+1}\right) \frac{s\tau+1}{s^2 C_1 \left(\frac{s\tau}{b+1}+1\right)} \text{ where } \tau = R_1 C_1 \text{ and } b = \frac{C_1}{C_2}$$

Up

Dn

 V_{DD}

The loop gain for this PLL is

$$LG(s) = -\frac{K_o I_P}{2\pi N} \left(\frac{b}{b+1}\right) \frac{s\tau+1}{s^2 C_1 \left(\frac{s\tau}{b+1}+1\right)}$$

The phase margin of the loop is,

$$PM = tan^{-1}(\tau\omega_{c3}) - tan^{-1}\left(\frac{\tau\omega_{c3}}{b+1}\right)$$

© P.E. Allen - 2003

Page 120-26

ECE 6440 - Frequency Synthesizers

Lecture 120 – Filters and Charge Pumps (6/9/03)

Charge Pump with a Third-Order Filter – Continued

Differentiating with respect to ω_{c3} , shows that max. phase margin occurs when

$$\omega_{c3} = \sqrt{b+1} / \tau$$

$$\therefore \text{ PM}(\max) = \tan^{-1}(\sqrt{b+1}) - \tan^{-1}\left(\frac{1}{\sqrt{b+1}}\right)$$

Maximum phase margin as a function of $b = C_1/C_2$.



Note that for $b \le 1$, the phase margin is less than 20° .

Charge Pump with a Third-Order Filter – Continued

An analytical expression for settling time is difficult to calculate for the third-order filter. The following figure shows the simulated settling time to 10ppm accuracy as a function of phase margin when $\Delta\omega/N = 0.04$ ($\omega_i = \omega_{ref}$).



For $\Delta \omega / N < 0.04$ and 20°<PM<79°, we may estimate the settling time to 10ppm accuracy as

$$t_{s3} \approx \frac{2\pi}{\omega_{c3}} [0.0067 \cdot \text{PM}^2 - 0.6303 \cdot \text{PM} + 16.78]$$

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 120-28

Lecture 120 – Filters and Charge Pumps (6/9/03)

Charge Pump with a Third-Order Filter – Continued

A loop filter design recipe:

- 1.) Find K_v for the VCO.
- 2.) Choose a desired PM and find *b* from the max. PM equation.
- 3.) Choose the crossover frequency, ω_{c3} , and find τ from $\omega_{c3} = \sqrt{b+1}/\tau$.

4.) Select C_1 and I_P such that they satisfy

$$\frac{I_P K_v}{2\pi N} \left(\frac{b}{b+1}\right) = \frac{C_1}{\tau^2} \sqrt{b+1}$$

5.) Calculate the noise contribution of R_1^2 . If the calculated noise is negligible the design is complete. If not, then go back to step 4.) and increase C_1 .

Example: Let $K_v = 10^7$ rads/sec., N = 1000, PM = 50° and $f_{c3} = 10$ kHz.

Now,
$$50^{\circ} = tan^{-1}(\sqrt{b+1}) - tan^{-1}\left(\frac{1}{\sqrt{b+1}}\right) \rightarrow b \approx 6.65$$
 (by iteration)
 $\tau = \frac{\sqrt{b+1}}{2\pi \cdot f_{c3}} = \frac{\sqrt{6.65+1}}{2\pi \cdot 1000} = 0.44$ msec
If $I_P = 200\mu$ A, then $C_1 = \frac{I_P K_v}{2\pi N} \left(\frac{b}{b+1}\right) \frac{\tau^2}{\sqrt{b+1}} = 19.34 \text{ nF} \rightarrow R_1 = \frac{\tau}{C_1} = 22.72 \text{k}\Omega$
Noise $= 4kTR = 4(1.38 \times 10^{-23})(300)(22.72 \text{k}\Omega) = 3.76 \times 10^{-16} \text{ V}^2/\text{Hz}$
ECE 6440 - Frequency Synthesizers

Charge Pump with a Fourth-Order Filter

To further reduce the spurs with out decreasing the crossover frequency and thereby increasing the settling time, an additional pole needs to be added to the loop. Circuit:



The impedance of the passive filter is given as,

$$Z(s) = \frac{s\tau + 1}{sC_1 \left(1 + \frac{C_2}{C_1} + \frac{C_3}{C_1}\right) [B(s\tau)^2 + As\tau + 1]}$$

where

$$A = \frac{1 + b\frac{\tau_2}{\tau} \left(1 + \frac{C_2}{C_1}\right)}{1 + b}, B = \frac{b}{1 + b}\frac{\tau_2 C_2}{\tau C_1}, \tau = R_1 C_1, \tau_3 = R_3 C_3 \text{ and } b = \frac{C_1}{C_2 + C_3}$$

ECE 6440 - Frequency Synthesizers

Lecture 120 – Filters and Charge Pumps (6/9/03)

Charge Pump with a Fourth-Order Filter – Continued

Phase margin:

$$PM = tan^{-1}(\tau\omega_{c4}) - tan^{-1}\left(\frac{A(\tau\omega_{c4})}{1 - B(\tau\omega_{c4})^2}\right) \quad \text{where } \omega_{c4} = \text{crossover frequency}$$

The maximum phase margin is obtained when the derivative of the above equation with respect to ω_{c4} is set to zero. The results are:

$$\omega_{c4} = \frac{1}{\tau} \sqrt{\frac{1}{2} \left(\frac{2B + AB + A - A^2}{B(B - A)}\right)} + \sqrt{\left(\frac{2B + AB + A - A^2}{B(B - A)}\right)^2 - \frac{4(1 - A)}{B(B - A)}}$$

For ω_{c4} to be the crossover frequency, it must satisfy the following equation,

$$\frac{I_P K_v}{2\pi N} \sqrt{\frac{1 + (\tau \omega_{c4})^2}{(A \tau \omega_{c4})^2 + [1 - B(\tau \omega_{c4})^2]^2}} = C_1 \left(\frac{1 + b}{b}\right) \omega_{c4}^2$$

Practical simplifications:

A positive phase margin \Rightarrow Zero lower than the two high frequency poles $\Rightarrow \frac{C_2}{C_1} < 1$ For the fourth pole not to decrease the phase margin it has to be more than a decade away from the zero, therefore, $b\frac{\tau_2}{\tau} << 1$.

With these conditions we find that $B \ll A$.

Page 120-30





Charge Pump with a Fourth-Order Filter – Continued

If $B \ll A$, then the previous relationships become,

$$A \approx \frac{1}{1+b}, \ \omega_{c4} \approx \frac{1}{\tau\sqrt{A}} \approx \frac{\sqrt{1+b}}{\tau} \text{ and } \ \frac{I_P K_v}{2\pi N} \left(\frac{b}{1+b}\right) \approx \frac{C_1}{\tau^2} \sqrt{1+b}$$

The maximum phase margin also simplifies to,

$$PM(max) \approx tan^{-1}(\sqrt{1+b}) - tan^{-1}\left(\frac{1}{\sqrt{1+b}}\right)$$

Exact phase margin:



Charge Pump with a Fourth-Order Filter – Continued

Simulation is used to estimate the settling time of the fourth-order loop to 10 ppm accuracy when $\Delta \omega / N < 0.04$:



Note that the settling time at a given phase margin is independent of τ_2/τ and is the same as that of a third-order loop.

ECE 6440 - Frequency Synthesizers



ECE 6440 - Frequency Synthesizers



Charge Pumps

- Avoid the use of the op amp to achieve a pole at the origin (Type-II systems)
- Nonidealities in charge pumps
 - Leakage current
 - Mismatches in the up and down currents
 - Timing mismatches
 - Charge sharing