

High Frequency Voltage Controlled Ring Oscillators in Standard CMOS

Yalcin Alper Eken
PhD Candidate in School of ECE
GaTech

July 7th, 2003



Agenda


- Integrated VCO types
- Ring oscillator theory
- Important characteristics of ring oscillators
 - Frequency
 - Noise
- High frequency low noise ring oscillators
- Prototype Chip
- Performance Comparison
- Applications/Summary/Conclusions



Integrated VCO Types

- LC Oscillator
- Ring Oscillator


VCO Types : LC



- High Q resonant element
- Expensive to implement
 - Require more die area
 - Reduce integration density
 - Extra steps
- Secondary effects
 - Eddy currents
 - Magnetic coupling

VCO Types : Ring


Ring
Oscillator



- **Less expensive to implement**
- **Wider tuning range**
- **Multiple output phases**
- **Low Q**


Ring Oscillator Theory

Ring Oscillator Operation in Time Domain



- Odd number of inversions
- $T = 6 * T_d$ or $2N * T_d$ for N stage
- $f_{osc} = 1 / (6 * T_d)$ or $1 / (2N * T_d)$ for N stage

S-domain Analysis : Ring Oscillator



$$L(s) = A_1(s)A_2(s)\dots A_N(s)$$


$$= A^N(s) \text{ assuming that } A_1(s) = A_2(s) = \dots = A_N(s)$$

Barkhausen Criterion:

$$\angle A(j\omega_0) = q = \frac{2kp}{N} \text{ and } |A(j\omega_0)|^N = 1$$

at the oscillation frequency

Ring Oscillator Linear Model



Frequency : $w_0 = \frac{\tan q}{RC}$

Gain requirement : $g_m R \geq \frac{1}{\cos q}$



For 3-stage $w_0 = \frac{\sqrt{3}}{RC}$

For 3-stage $g_m R \geq 2$

For 4-stage $w_0 = \frac{1}{RC}$

For 4-stage $g_m R \geq \sqrt{2}$

Differential Ring Oscillators




- **Better immunity to common-mode disturbance**
- **50% duty cycle**
- **Improved spectral purity**
- **Even/Odd number of stages**

Important Characteristics of Ring VCOs


- Frequency

Frequency Tuning - I


Load Control - I




Drive Strength Control



Load Control - II



Current Control




$$T_d = \frac{C_L V_{swing}}{I_{control}}$$


$$f_{osc} = \frac{I_{control}}{2NC_L V_{swing}}$$

Frequency Tuning - II


Feedback Control



Coupling Control




Frequency Increase : Multipliers



Frequency Increase : Subfeedback Loops¹

Implementation
with $N = 5$, $i = 2$



¹ L. Sun, T. Kwasniewski, and K. Iniewski, "A Quadrature Output Voltage Controlled Ring Oscillator Based on Three-Stage Subfeedback Loops," *Proc. Int. Symp. Circuits and Systems*, Orlando, FL, 1999, vol. 2, pp. 176-179.

Important Characteristics of Ring VCOs

- Noise

Phase Noise : Leeson's Model

Single Sideband Oscillator
Phase Noise in Leeson's Model

$$L\{\Delta\omega\} = \frac{2FkT}{P_s} \left(\frac{\omega_0}{2Q\Delta\omega} \right)^2$$

Q of LC Oscillators

$$Q \leq 10$$

(standard CMOS)

Q of a ring oscillator?

Ring Oscillator Q : Razavi

Q of a ring oscillator

$$Q = \frac{\omega_0}{2} \sqrt{\left(\frac{dA}{d\omega} \right)^2 + \left(\frac{df}{d\omega} \right)^2}$$


Modified Leeson's
equation

$$L\{\Delta\omega\} = \frac{2NFkT}{P_s} \left(\frac{\omega_0}{2Q\Delta\omega} \right)^2$$

$$\text{3-stage Q: } \sqrt[3]{3/4} \cong 1.3$$

$$\text{4-stage Q: } \sqrt{2} \cong 1.4$$

Phase Noise : Harjani



$$L\{\Delta\omega\} = \begin{cases} \frac{64 FkTR}{9V_{pp}^2} \left(\frac{\omega_0}{\Delta\omega}\right)^2 & \left(\text{for } V_{pp} \ll \frac{8*V_{dd}}{3p}\right) \\ \frac{512 FkTRV_{dd}}{27pV_{pp}^3} \left(\frac{\omega_0}{\Delta\omega}\right)^2 & \left(\text{for } V_{pp} \gg \frac{8*V_{dd}}{3p}\right) \end{cases} \quad V_{pp} = \frac{2SR_{MAX}}{\omega_0}$$

Equation from : L. Dai, and R. Harjani, "Design of Low-Phase-Noise CMOS Ring-Oscillators," *IEEE Trans. Circuits Sys. II*, vol. 49, pp. 328-338, May 2002.

Ring Oscillator Q : Harjani

Q of a 3-stage ring oscillator


$$Q_{eff} = \frac{9}{8} \sqrt{\frac{p \left| \frac{dv}{dt} \right|_{max}}{\omega_0 V_{dd}}}$$

$$Q_{eff}(\text{3-stage rings, at 900 MHz}) = \begin{cases} 3.63 \text{ in TSMC } 0.18\mu\text{m} \\ 3.02 \text{ in TSMC } 0.25\mu\text{m} \\ 2.51 \text{ in TSMC } 0.35\mu\text{m} \end{cases}$$

- **Clipped Signals**
 - **Sharper transition**
 - **Full-switching**
- Better NOISE performance!!**


Ring Oscillator Gain Stages

Analog Gain Stage



- Stage gain dependence for switching
- Inferior noise performance
 - Continuous conduction
 - Cascaded connections

Saturated Gain Stage




- Latching characteristics speed-up signal transitions
- Good noise characteristics
 - Full Switching
 - Rail-to-rail outputs

High Frequency Low Noise Ring Oscillators


Multiple-Pass Loop Architecture

3-Stage¹




- Auxiliary loops nested inside main-loop
- Frequency Improvement
 - Effective stage delay reduced
- Noise Improvement
- Slew Rate increase

General





Saturated Gain Stage with Regenerative Elements




- Used in our designs
- Frequency control by varying latch strength
- Two sets of inputs for multiple-pass architecture
- Tuning range control by varying sizes of M3 and M4.

Multiple-Pass Ring Oscillator with Saturated Gain Stage – Frequency/Noise Performance

Number of Stages	Technology, CMOS	Frequency Range (GHz)	Phase Noise at 1 MHz (-dBc/Hz)
3	0.25 μm	4.15-5.30	-105.2 (5.07 GHz)
4	0.25 μm	2.50-3.68	-110.28 (3.42 GHz)
3	0.18 μm	8.10-9.50	-99.2 (9.05GHz)
4	0.18 μm	5.56-6.66	-104.66 (6.35 GHz)
4	0.18 μm	4.11-6.53	-104.21 (5.29 GHz)
5	0.18 μm	-	-113.46 (4.33 GHz)
3	0.13 μm	8.75-14.4	-90.49 (10.97 GHz)




Prototype Chip




- 0.18 μm TSMC CMOS
- 1.8 V main supply
- Parts
 - 9-stage ring oscillator
 - 3-stage ring oscillator
 - Integrated LC oscillator
 - Charge-pump circuits
 - PFD networks
- MOSIS SCMOS rules for ring oscillators : 0.20 μm minimum drawn channel length

Three-Stage Multiple-Pass Ring Oscillator




- Simulations : 5.18-6.11 GHz
- Measurements : 5.16-5.93 GHz
- Linear characteristics
- Possible operation up to 7.7 GHz

Nine-Stage Multiple-Pass Ring Oscillator




- Simulations : 1.16-1.93 GHz
- Measurements : 1.10-1.86 GHz
- Linear characteristics

Phase Noise Simulations



- Spectre RF
- Models with thermal noise, no 1/f noise
- 3-stage : -99.5 dBc/Hz ($f_{\text{off}} = 1 \text{ MHz}$, $f_0 = 5.79 \text{ GHz}$)
- 9-stage : -112.8 dBc/Hz ($f_{\text{off}} = 1 \text{ MHz}$, $f_0 = 1.82 \text{ GHz}$)

Phase Noise Measurements




- Spectrum analyzer
- 9-Stage ring oscillator :
 - -105.5 dBc/Hz phase noise at (1MHz offset, 1.8 GHz center)

$$L\{\Delta w\} = SB_{\text{meas}} - 10 \log(RBW) - 20 \log(\Delta w / \Delta w_{\text{meas}}) + 20 \log(w_0 / w_{\text{meas}})$$


- Larger result due to power-supply/ground noise + 1/f noise
- Low frequency noise

Performance Comparison

Frequency Performance Comparison



Phase Noise Performance Comparison



Applications

Possible Applications

- CPU, DSP, DRAM clock generation
- System synchronization (deskewing) : Zero delay clock buffers
- Oversampling A/D converters
- Wired transceivers
 - Gigabit Ethernet
 - 10 Gigabit Ethernet (IEEE 802.3ae)
 - SONET, STS-192¹, STS-96, STS-48, STS-36, STS-24, STS-18,...

Need LC Oscillators

- Wired transceivers
 - SONET, STS-768²
- Wireless transceivers
 - Bluetooth³ (power)
 - HomeRF⁴ (power)
 - Wireless LAN (IEEE 802.11a)⁵
 - HiperLAN
 - GSM⁶
 - DECT⁷

¹ [Mukherjee et al., 2002] : at 10 GHz, 90 dBc/Hz at a 1 MHz offset is required for a loop bandwidth of 10 MHz.

² ~40 GHz operation frequency required (for serial transmission)

³ at 2.44 GHz, -119 dBc/Hz is required at 3 MHz offset

⁴ at 2.4042478 GHz, -77 dBc/Hz is required at 3 MHz offset

⁵ at 5.15-5.35 GHz, 410 dBc/Hz is required at a 1 MHz offset

⁶ at 0.9/1.8 GHz, -138/-145 dBc/Hz is required at 3 MHz offset

⁷ at 2.4 GHz, -134 dBc/Hz is required at 5.128 MHz offset

Summary and Conclusions

- Ring oscillator analysis (time, s-domain)
- How to improve characteristics of ring oscillators
- Multiple-pass architecture with latching saturated stages for high frequency, low-noise in CMOS
- Estimations :
 - Up to 9.5 GHz in 0.18 μm CMOS, -99.2 dBc/Hz Phase Noise
 - Up to 14 GHz in 0.13 μm CMOS, -90.5 dBc/Hz Phase Noise
- Suggestion of practical applications
- Results suggest that it is not always necessary to resort to integrated LC networks for high-frequency low-noise VCO/CCO modules

Questions

