### **Specifications**

Frequency range: 890-960MHz Switching time:  $\leq 800 \mu s$ Phase noise @ 200kHz: -110dBc Reference spurs: < -71dBc  $P_{diss}$ :  $\leq 50$ mW



Close-in rms noise:  $\leq 2^{\circ}$ 

PFD consists of two edge-triggered, resettable D flipflops with their D inputs connected to logical 1.



Note that the outputs Up and Dn are simultaneously high for a duration of  $\tau_d$  equal to the total delay through the AND gate and the reset path of the D flipflop.

A dead zone exists when the phase error is nearly zero. Neither the Up or Dn signal reaches the logic 1 and the charge pump is disconnected from the capacitor. In this case, the high impedance node of the charge pump will leak off until the phase difference of the inputs is large enough for the PFD to exit the dead zone and turn on the charge pump to correct this error.







Lecture 180 Frequency Synthesizers – GSM Example (7/5/03)

#### **Simulated Charge-Pump Waveforms**

The reference signal,  $f_{ref}$ , leads the feedback VCO signal,  $f_{vco}$ , by 3ns. The frequency of  $f_{ref}$  and  $f_{vco}$  is 20 MHz.



Dn

Dn

MP1

MP2

в

Fig. 4.3-35

© P.E. Allen - 2003

Page 180-8

### Simulated Charge-Pump Current Waveforms

The charge pump has been simulated over a  $\pm 3\sigma$  process variation at  $V_{DD} = 3.3$  V.



Lecture 180 Frequency Synthesizers - GSM Example (7/5/03)

#### **Loop Filter Design**

In order to supress the high-frequency noise introduced by the third-order, delta-sigma modulator, it will be necessary to select a higher order loop filter.

A third-order filter is chosen for this work and is shown below.



The transfer function is

$$F(s) = \frac{1 + sCR}{s^2 RCC_1 + sC + sC_1} = \frac{1 + s\tau_2}{s(C + C_1)(1 + s\tau_1)}$$

where

$$\tau_1 = \frac{CC_1}{C+C_1}R$$
 and  $\tau_2 = RC$ 

Actually, more supression is needed and  $R_2$  and  $C_2$  above are added prior to the VCO making the PLL a type-II, fourth-order.







Consists of a divide-by-8/9 prescaler, composed of a synchronous divide-by-4/5 and a toggle flipflop, a three-stage extender, and control logic gates.



 $\sim$ 

Page 180-18



Ť





ECE 6440 - Frequency Synthesizers

# **Bias Circuitry-Continued**

Distribution of the current avoids change in bias voltage due to IR drop in bias lines.

# Slave bias circuit:



#### Measurements – Close-In Spectrum

Close-in output spectrum with (962.5MHz) and without the delta-sigma modulator (962.715MHz, k = 1):





Page 180-27





ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

# SUMMARY CMOS Frequency Synthesizer State-of-art Performance

Design	[1]	[2]	[3]	[4]
Architecture	Frac-N	Dual Loop	Frac-N	Int-N
Process	0.4µm CMOS	0.5µm CMOS	0.5µm CMOS	0.4µm CMOS
Application	DCS-1800	GSM	GSM, AMPS	WLAN
Frequency	1.8GHz	900MHz	1.1GHz	2.6/5.2GHz
Freq. Resolution	200kHz	200kHz	< 1Hz	23.5MHz
Ref. Frequency	26.6MHz	1.6MHz&205MHz	7.944MHz	11.75MHz
Loop BW	45kHz	40kHz & 27kHz	40kHz	N/A
Chip Area	3.23mm <sup>2</sup>	2.64mm <sup>2</sup>	11.03mm <sup>2</sup>	2.01mm <sup>2</sup>
Phase Noise	-121dBc/Hz	-121.8dBc/Hz	-92 dBc/Hz	-115dBc/Hz
	@600MHz	@600MHz	@10kHz	@10MHz
Spurs	-75dBc	-79.5dBc	-95dBc	-53dBc
Switching Time	< 250µs	< 830µs	< 150µs	40µs
Supply Voltage	3V	2V	2.5V - 4V	2.6
Power	51mW	34mW	25mW	47mW

ECE 6440 - Frequency Synthesizers

Lecture 180 Frequency Synthesizers – GSM Example (7/5/03)

#### Page 180-32

© P.E. Allen - 2003

### **State-of-the Art Performance Summary – Continued**

Design	[5]	[6]	[7]	[8]
Architecture	Int-N	Frac-N	Frac-N	DDS-Driven
Process	0.24µm CMOS	0.35µm CMOS	0.5µm CMOS	0.25µm CMOS
Application	WLAN	PCS	GSM	DCS-1800
Frequency	5GHz	1.9GHz	900MHa	1.7GHz
Freq. Resolution	22MHz	10kHz	12.5kHz	200kHz
Ref. Frequency	11MHz	19.68MHz	25.6MHz	≈ 8MHz
Loop BW	280kHz	N/A	80kHz	52kHz
Chip Area	1.6mm <sup>2</sup>	$5 \text{ mm}^2$	$0.99 \text{ mm}^2$	$> 2 mm^2$
Phase Noise	-101dBc/Hz	-104dBc/Hz	-118dBc/Hz	N/A
	@1MHz	@100kHz	@600kHz	
Spurs	< -45dBc	N/A	-67dBc	< -70dBc
Switching Time	N/A	< 800µs	< 100µs	150µs
Supply Voltage	1.5V/2.0V	3V	1.5V	2.0V
Power	25mW	60mW	30mW	9mW

- 1. Jan Craninckx and Michel S.J.Steyaert, "A Fully Integrated CMOS DCS-1800 Frequency Synthesizer", *IEEE J. of Solid-State Circuits*, vol. 33, pp. 2054 -2065, Dec.1998
- 2. William S.T.Yan and Howard C. Luong, "A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers", *IEEE J. of Solid-State Circuits*, vol. 36, pp. 204-216, Feb. 2001
- 3. Woogeun Rhee, Bang-Sup Song and Akbar Ali, "A 1.1-GHz CMOS Fractional-N Frequency Synthesizer with a 3-b Third-Order  $\Delta\Sigma$  Modulator", *IEEE J. of Solid-State Circuits*, vol. 35, pp. 1453-1460, Oct. 2000
- 4. Christopher Lam and Behzad Razavi, "A 2.6-GHz/5.2-GHz Frequency Synthesizer in 0.4-um CMOS Technology", *IEEE J. of Solid-State Circuits*, vol. 35, pp. 788-794, May 2000
- 5. Hamid R. Rategh, Hirad Samavati and Thomas H. Lee, "A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5-GHz Wireless LAN Receiver", *IEEE J. of Solid-State Circuits*, vol. 35, pp. 780-787, May 2000
- 6. Yido Koo, Hyungki Huh, Yongsik Cho, Jeongwoo Lee, Joonbae Park, Kyeongho Lee, Deog-Kyoon Jeong and Wonchan Kim, "A Fully Integrated CMOS Frequency Synthesizer With Charge-Averaging Charge Pump and Dual-Path Loop Filter for PCS- and Cellular-CDMA Wireless Systems", *IEEE J. of Solid-State Circuits*, vol. 37, pp. 536-542, May 2002
- 7. Chi-Wa Lo and Howard Cam Luong, "A 1.5-V 900-MHz Monolithic CMOS Fast-Switching Frequency Synthesizer for Wireless Applications", *IEEE J. of Solid-State Circuits*, vol. 37, pp. 459-470, April 2002
- Andreas Lehner, Robert Weigel, Dieter Sewald, Herbert Eichfeld and Ali Hajimiri, "Design of a novel low-power 4th-order 1.7 GHz CMOS frequency synthesizer for DCS-1800", *ISCAS*, vol. 5, pp. 637 –640, 2000

ECE 6440 - Frequency Synthesizers

Lecture 180 Frequency Synthesizers – GSM Example (7/5/03)

## **Bibliography for CMOS Frequency Synthesizers**

- 9. Phase-Locked-Loop Frequency Synthesizer", *IEEE J. of Solid-State Circuits*, vol. 37, pp. 328-335, March 2002
- 10. Byeong-Ha Park and Phillip E. Allen, "A 1GHz, Low-Phase-Noise CMOS Frequency Synthesizer with Integrated LC VCO For Wireless Communications", *Proc. Of Custom Integrated Circuits Conference*, pp. 567-570, 1998
- 11. Michael H. Perrott, Theodore L. Tewksbury III and Charles G. Sodini, "A 27-mW CMOS Fractional-N Synthesizer Using Digital Compensation for 2.5-Mb/s GFSK Modulation", *IEEE J. of Solid-State Circuits*, vol. 32, pp. 2048-2060, Dec 1997
- 12. B. Neurauter, G. Marzinger, T. Luftner, R. Weigel, M. Scholz, V. Mutlu. and J. Fenk, "GSM 900/DCS 1800 Fractional-N Frequency Synthesizer with Very Fast Settling Time", *IEEE MTT-S International Microwave Symposium Digest*, vol. 2, pp. 705-708, 2001
- Bram De Muer and Michel S. J. Steyaert, "A CMOS Monolithic ΔΣ-Controlled Fractional-N Frequency Synthesizer for DCS-1800", *IEEE J. of Solid-State Circuits*, vol. 37, pp. 835-844, July 2002

Page 180-34

© P.E. Allen - 2003