Lecture 190 – All Digital Frequency Synthesizer for Bluetooth

What is bluetooth?

- A short-range technology for integration into mobile and handheld devices that is targeted to replace cables.
- Radio specification
 - Frequency range: $2400 \sim 2483.5$ MHz
 - Spectrum spreading: FHSS (Frequency Hopping Spectrum Spreading)
 - $f_k = 2.402 + k$ MHz, k = 0, ..., 78 (dwell time: .625 ms)
 - Channel bandwidth: 1 MHz
 - Modulation: GFSK (BT = 0.5; 0.28 < h < 0.35)
 - Receiver sensitivity: -70 dBm @ 0.1% BER
 - Coverage area: Up to 10 m
 - Transmit power: 0 dbm (up to 20 dbm with power control)

	Lower Guard Band	RF Channel	Upper Guard Band	
2.4	00 2.4	02 2.4	80 2.	 4835

ECE6440 – Frequency Synthesizers

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

Frequency synthesizer specification for bluetooth application

- Frequency range: 2.402 ~ 2.480 GHz
- Settling time ≤ 220 usec
- Phase noise \leq 89 dBc/Hz @ 500 KHz offset

 \leq - 121 dBc/Hz @ 2 MHz offset

• Channel bandwidth: 1 MHz, Error tolerance: ± 20 ppm (96 KHz)

Architecture selection

- Direct digital frequency synthesizer: limit of speed by Nyquist sampling theorem
- Integer-N frequency synthesizer (Channel spacing = reference freq.)
 - Channel spacing Divide ratio In-band phase noise
 - Channel spacing 💦 Loop bandwidth 🏠 Switching time
- Fractional-N frequency synthesizer (Channel spacing « reference freq.)
 - Lower in-band noise
 - Faster lock
 - Fractional spurs eliminated by modulating divide ratio using high-order $\sum \Delta$ modulator

© P.E. Allen - 2003

System level design using linear model

- When PLL is in lock state, the linear model can be used to analyze it.
- Reference signal frequency » Loop bandwidth \Rightarrow Continuous model



ECE6440 - Frequency Synthesizers

Lecture 190 - All Digital Frequency Synthesizer (07/16/03)

• Output noise power, θ_{no}

$$\theta_{no}^{2} = N^{2} \left(\theta_{nr}^{2} + \theta_{n,eq}^{2} \right) \cdot \left(\frac{O(s)}{1 + O(s)} \right)^{2} + \theta_{nv}^{2} \left(\frac{1}{1 + O(s)} \right)^{2}$$

Low-pass transfer function \checkmark High-pass transfer function \checkmark

where
$$\theta_{n,eq}^2 = \frac{1}{K_d^2} (\theta_{np}^2 + \theta_{nl}^2) + \frac{1}{K_d^2 F(s)^2} \theta_{nf}^2 + \theta_{nd}^2 \text{ and } O(s) = G(s) \cdot H(s) = \frac{K_d K_v F(s)}{sN}$$
.

 Reference noise and VCO inherent noise are the two major sources of phase noise in a PLL



© P.E. Allen - 2003

© P.E. Allen - 2003

Page 190-5

Direct Digital Frequency Synthesizer

- Direct Digital Frequency Synthesizer (DDFS)
 - Advantage: high frequency resolution, fast switching time
 - Disadvantage: high power consumption, limitation of highest frequency by Nyquist sampling theorem, discrete narrow band spurious signals
- The DDFS methods are combined with PLLs to achieve fine frequency steps with reasonable phase noise



ECE6440 – Frequency Synthesizers

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

Page 190-6

© P.E. Allen - 2003

PLL Based Frequency Synthesizer

- PLL is negative feedback system whose output frequency is locked onto an input signal
 - PD: error amplifier
 - LPF: suppress high frequency component of PD
 - VCO: Voltage Controlled Oscillator
- Low cost and good spurious suppression
- Coarse frequency resolution or frequency step and bad phase noise
- Slow switching speed for negative feedback loop



• Closed loop transfer function

$$B(s) = \frac{A(s)}{1 + A(s) \cdot \beta(s)} = \frac{K_{PD} \cdot K_{VCO} \cdot G(s)/s}{1 + K_{PD} \cdot K_{VCO} \cdot G(s)/N \cdot s} = \frac{N\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$



ECE6440 – Frequency Synthesizers

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

© P.E. Allen - 2003

Page 190-8

Charge-Pump Frequency Synthesizer

- Charge-pump phase locked loop (type 2, 3rd order PLL)
 - Advantage: low phase noise
 - Disadvantage: process dependency, slow locking speed, large passive external elements (Rs and Cs)



- Integer-N Frequency Synthesizer
 - $f_{out} = N \cdot f_{ref}$ N: integer number
 - Frequency step size= reference frequency
 - Inverse relationship between step size and phase noise
 - To achieve a small channel spacing \rightarrow a low $f_{ref} \rightarrow$ narrow loop BW \rightarrow increasing the settling time, and reducing VCO noise suppression
 - Low reference \rightarrow large integer N \rightarrow increasing in-band phase noise



ECE6440 – Frequency Synthesizers

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

Dual Loop Frequency Synthesizer

- Dual Loop Frequency Synthesizer
 - Mixer is incorporated into the PLL \rightarrow alter the relationship between the channel spacing and the reference frequency of integer N synthesizer
 - 2 dual loop types: combination of 2 PLLs by a single side band mixer in parallel and in series
 - Adding fixed high offset frequency and low variable frequency



© P.E. Allen - 2003

Dual Loop Frequency Synthesizer

- Dual Loop Frequency Synthesizer
 - Parallel configuration: (a fixed frequency + changeable frequency) @the output → large spurs during mixing
 - Series configuration: changeable frequency is added inside the loop \rightarrow longer time to settle, small sideband from the mixer
 - The loop BW of the high frequency loop can be large→ more reduction of phase noise close to the carrier
 - The division number of the divider can be reduced ← fixed offset frequency
 - The sidebands produced from non-ideal SSB mixing and larger power consumption

ECE6440 – Frequency Synthesizers

© P.E. Allen - 2003

Page 190-12

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

Fractional-N Frequency Synthesizer

- Fractional-N Frequency Synthesizer
 - Doesn't require more current, complexity or bigger dies
 - The reference fref >> frequency step time, fstep
 - $f_{VCO} = f_{ref}(N+(K/F))$



All Digital Frequency Synthesizer

- Apply digital filter to achieve a single-chip freq. synthesizer
 - Fully-integrated freq. synthesizer
 - Easy to implement Multi-mode application (ex. W-CDMA/GPRS/GSM)
 - Increase design robustness
- Apply MASH
 - Reduced spurs
 - Fast locking time
- Apply switched-current Oscillator
 - Wide locking range
 - Fast locking time

ECE6440 – Frequency Synthesizers

© P.E. Allen - 2003

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

<u>Block diagram</u>



Linear model of the proposed freq. syn.



ECE6440 – Frequency Synthesizers

© P.E. Allen - 2003

Page 190-16

```
Lecture 190 – All Digital Frequency Synthesizer (07/16/03)
```

System level unit step response and pole-zero plot



System level locking time simulation (Bluetooth application)



2.5 × 10⁶

System level noise simulation (Bluetooth application)



ECE6440 – Frequency Synthesizers	© P.E. Allen - 2003
Lecture 190 – All Digital Frequency Synthesizer (07/16/03)	Page 190-18

Block design: High-order ΣΔ Modulator

- Used to eliminate fractional spurs by modulating divide ratio
- Higher-order modulator is used to meet higher spurs specification
- First-order $\sum \Delta$ modulator **O(z)**





• Third-order $\sum \Delta$ modulator system-level simulation result



ECE6440 – Frequency Synthesizers

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

Block Design (continued):

Accumulation

Z-1

1 1 - z

Z-1

1 - z

Z-1 -

• 3rd order MASH system level simulation

۴ţ

f

e f

1 - Z -1

► 1 - Z · 1

Differentiator

 $y(z) = x(z) + (1 - z^{-1})^{3} q_{3}(z)$ $y(z) = x(z) + H_{noise}(z) q_{3}(z)$





© P.E. Allen - 2003

Block Design (continued)

- Conventional CMOS static logic
 - Wide noise margins
 - High packaging density
 - Zero static-power-dissipation
 - Coupling between the analog blocks and the digital blocks
 - Susceptible to power-supply noise
- Current Mode Logic
 - Constant current source
 - Differential input & output



ECE6440 – Frequency Synthesizers

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

Block Design (continued)

- 8-bit Digital-to-Analog Converter
 - Symmetric 2-stage current-cell matrix architecture
 - A 4-MSB current-cell matrix and a 4-LSB current-cell matrix
 - Use thermometer-code
 - Monotonic conversion characteristic

$$I_{out} = \frac{I_{MSB}(2^{3}B_{7} + 2^{2}B_{6} + 2^{1}B_{5} + 2^{0}B_{4}) + I_{LSB}(2^{3}B_{3} + 2^{2}B_{2} + 2^{1}B_{1} + 2^{0}B_{0})}{I_{LSB}(2^{3}B_{3} + 2^{2}B_{2} + 2^{1}B_{1} + 2^{0}B_{0})}$$

$$I_{MSB} = 16 \cdot I_{LSB}$$
$$V_{out} = I_{out} \cdot R_{LOAD}$$



© P.E. Allen - 2003

Block Design (continued)

- Prescaler: high operating frequency, low power dissipation, low phase-noise contribution
- Feedback CML: Transistors, MF₁ and MF₂

$$A(f) = \frac{A_d(f)}{1 + F_b \cdot A_d(f)} = \frac{A_d(0)}{1 + F_b \cdot A_d(0)} \cdot \frac{1}{1 - j(\frac{\omega}{\omega_p})(\frac{1}{1 + F_b A_d(0)})}$$

- F_b: the gain of the feedback transistors
- The BW of the feedback CML is wider than the BW of the conventional CML



gnd

Qb

CLKb

Lecture 190 – All Digital Frequency Synthesizer (07/16/03)

Block Design (Continued)

• Feedback Current Mode Logic in D Flip-Flop

Ob

 V_{DD}

gnd

gnd

Qb

gnd





 (\mathbf{f})



gnd

© P.E. Allen - 2003

Block Design (Continued)

- FIR digital filter
 - (a) Single flow graph of nth order
- (b) Linear Phase transpose direct form

x(n)



Floating point coefficient

ECE6440 – Frequency Synthesizers

 $y(n) \xrightarrow{} z^{1} \xrightarrow{} z^{1}$

© P.E. Allen - 2003