LECTURE 210 – CLOCK AND DATA RECOVERY CIRCUITS - II (References [6]) VOLTAGE CONTROLLED OSCILLATORS FOR CDR APPLICATIONS

Comparison of VCOs

Comparison of VCO Topologies				
	Relaxation	Ring	LC	Quadrature LC
Control Voltage	Differential 1	Differential 1	Single-ended ↓	Differential 1
Phase Noise	High ↓	High ↓	Low ↑	Moderate
Tuning Range	Wide ↑	Wide ↑	Narrow ↓	Medium
VCO Gain	High ↓	High ↓	Low ↑	Medium
PVT Variations	High ↓	High ↓	Low ↑	Low ↑

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 210-2

Lecture 210 - Clock and Data Recovery Circuits - II (6/26/03)

<u>Ring Oscillator Example[†]</u>



Comments:

- Tuning can be split into fine and coarse control
- Very wide tuning range
- Differential control
- Moderate phase noise

[†] R. Walker, *ISSCC*'1997, pp. 246-247.

ECE 6440 - Frequency Synthesizers







The following procedure seeks to maximize the tuning range and minimize the phase noise with the knowledge of four parameters:

- Load capacitance, C_L
- Required output voltage swing
- Center frequency, f_o
- Power

The first two parameters may require a buffer as shown below.



Design Procedure for VCOs – Continued

Other circuits that the VCO may have to drive include a flip-flop in a divider chain, two flipflops in the demultiplexer and a 50Ω output driver:



Procedure:

1.) With the power budget and hence the value

of I_{DD} the width of M1 and M2 is chosen to yield an average CM level of approximately 0.5 V_{DD} at the X and Y nodes. Note that when $V_X = V_Y$, that $V_{DG1} = V_{DG2} = 0$.

$$I_D = \frac{K'W}{2L} (V_{GS} - V_T)^2$$
: $V_{GS} = 0.5 V_{DD}$ and $I_{DD} \rightarrow \frac{W}{L} \rightarrow g_m$

2.) Design the inductors, L_1 and L_2 . To maximize the tuning range (and Q) the inductance must be minimized. To get the oscillator to start-up, the following must hold:

$$(g_m R_{p,min})^2 = 1$$

However, $R_{p,min}$, is the parallel resistance of the tank and is primarily due to the inductor.

$$R_{p,min} \approx QL_{min}\omega_{osc} \quad \rightarrow \quad (g_m QL_{min}\omega_{osc})^2 = 1 \quad \rightarrow \quad L_{min} = \frac{1}{g_m Q\omega_{osc}}$$

The above assumes that the Q is approximately constant with the value of L_{min} .

ECE 6440 - Frequency Synthesizers

VCO Design Procedure – Continued

3.) With $L = L_{min}$, the oscillation amplitude is quite small in order to maintain unity loop gain. If the amplitude grows, the transistor nonlinearities reduce the loop gain which may prevent full swing. One must also be careful of the variation of g_m and Q with PVT corners possibly prohibiting oscillation at some corners. Therefore, the values of L and R_p must sufficiently exceed L_{min} and $R_{p,min}$ to provide the required voltage swings and start under worst case conditions.

4.) The value of R_p can be related to the required output swing as follows. M1 and M2 each have an average current of $0.5I_{DD}$. If the drain currents are approximated by sinusoids varying between I_{DD} and zero, the V_X and V_Y swing from $0.5V_{DD}$ - $I_{DD}R_p$ and

 $0.5V_{DD}+I_{DD}R_p$. For this voltage sinusoid, the largest peak voltage is $0.5V_{DD}=I_{DD}R_p$ giving

$$R_{p,swing} = \frac{V_{DD}}{2I_{DD}} \quad (\text{minimum parallel tank resistance giving maximum swing})$$
$$L_{opt} = \frac{V_{DD}}{2I_{DD}} \cdot \frac{1}{Q\omega_{osc}}$$

5.) With W/L and L_{opt} known, the varactor capacitance can be found as

$$C_{tot} = \frac{1}{\omega_{osc}^2 L_{opt}}$$

where $C_{tot} = C_{var} + C_{gs} + C_{bds} + 4C_{gd} + C_{inductor} + C_{buffer}$ ECE 6440 - Frequency Synthesizers

Lecture 210 - Clock and Data Recovery Circuits - II (6/26/03)

Designing a VCO for CDR Applications

Use the above procedure to design a VCO for 5GHz using 0.18µm CMOS technology having $K_N' = 120\mu A/V^2$ and $V_{TN} = 0.5V$. Assume the *Q* of the inductor is 5, $V_{DD} = 1.8V$ and the power is to be 5mW. Assume that $C_{gs} + C_{bds} + 4C_{gd} = 300$ fF, $C_{inductor} = 50$ fF, and $C_{buffer} = 200$ fF.

Solution

. .

1.) From the specifications we get $I_{DD} = 5$ mW/1.8V = 2.78mA. The *W/L* can be found as,

$$\frac{W}{L} = \frac{I_{DD}}{K_N'(0.5V_{DD}-V_{TN})^2} = \frac{2.78\text{mA}}{0.12\text{mA}/\text{V}^2 (0.9-0.5)^2} = 144.67 \approx 145$$
$$g_m = \sqrt{2K_N' (0.5I_{DD}) 145} = 6.95\text{mS}$$

2.) The minimum inductance can be found as

$$L_{min} = \frac{1}{g_m Q \omega_{osc}} = \frac{1}{6.95 \text{mS} \cdot 5 \cdot 2\pi \cdot 5 \times 10^9} = 0.916 \text{nH}$$

3.) The value of R_p for maximum swing is

$$R_{p,swing} = \frac{V_{DD}}{2I_{DD}} = \frac{1.8}{2 \cdot 2.78 \text{mA}} = 323.7\Omega$$

:.
$$L_{opt} = \frac{V_{DD}}{2I_{DD}} \cdot \frac{1}{Q\omega_{osc}} = 323.7\Omega \left(\frac{1}{5 \cdot 10\pi x \cdot 10^9}\right) = 2.06 \text{nH}$$

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 210-8

Example - Continued

4.) The value of C_{tot} is,

$$C_{tot} = \frac{1}{\omega_{osc}^2 L_{opt}} = \frac{1}{(10\pi x 10^9)^2 (2.06 \text{nH})} = 491.6 \text{ fF}$$

Unfortunately, we see that $C_{var} = 491.6 \text{fF} - 550 \text{fF} = -58 \text{fF}$

Our only choices are:

a.) Decrease the inductor size which will reduce the output swing.

b.) Decrease the buffer input capacitance which will degrade the drive capability.

c.) Decrease the W/L of the transistors by decreasing the power dissipation

5.) Since the inductance capacitance is small compared to the buffer input capacitance, we will choose to reduce the buffer input capacitance by a half giving

 $C_{var} = 491.6 \text{fF} - 450 \text{fF} = 42 \text{fF}$

ECE 6440 - Frequency Synthesizers

Lecture 210 - Clock and Data Recovery Circuits - II (6/26/03)

A 2.5-GB/s CLOCK AND DATA RECOVERY CIRCUIT[†]

Introduction

Important considerations in this design are:

- Jitter
- VCO tuning range
- 2.5 GHz speed in 0.25µm CMOS technology
- Skew in phase detector and decision circuit

General block diagram of the architecture:



Page 210-10

Jitter Issues

Source of jitter:

• Input jitter, VCO device noise, VCO jitter due to ripple on control, supply and substrate noise.

Trade-offs in the choice of VCO gain, K_{VCO} :

- Low supply voltage necessitates high K_{VCO} for a given tuning range.
- For a given ripple on the control line, higher K_{VCO} results in higher jitter.

Solution:



Frequency Detector – Continued

Add a charge pump to the previous circuit to get:



ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 210-14

Page 210-13

Lecture 210 – Clock and Data Recovery Circuits – II (6/26/03)

Digital Search Algorithm with a Broad Range



Comments:

- 8 bits of resolution in the capacitor array allows a frequency step of 2.1 MHz.
- The fine VCO control can have a gain of only 50MHz/V.



VCO Circuit Implementation



Comments:

- Continuous frequency tuning is obtained by varying the coupling between oscillators.
- The VCO has a fully differential control.
- The input V/I converter, M1-M2, linearizes the input transconductance with M3-M4.

ECE 6440 - Frequency Synthesizers



- The capacitors are divided into a 4-bit (MSB) segmented section and a 4-bit (LSB) binary-weighted section.
- Monotonicity guaranteed with up to 12.5% capacitor mismatch.
- Requires only 20 switched elements and has a worst case Q of 10.





ECE 6440 - Frequency Synthesizers





Recall that timing jitter creates phase noise, i.e.,



Page 210-21





ECE 6440 - Frequency Synthesizers





Specification	Value	
Bit Rate	2.5 Gb/s	
Capture Range	540 MHz	
Phase Noise at 1-MHz Offset	-92 dBc/Hz	
Jitter for PRBS 2 ²³ -1	5.1 ps	
Power Dissipation:		
VCO	11mW	
VCO Buffer	8mW	
Phase detector and charge pump	28.5mW	
Frequency detector and comparator	7.5mW	
Total	55mW	
Supply Voltage	2.5V	
Die Area	0.9 mm x 0.6 mm	
Technology	0.25 µm CMOS	

ECE 6440 - Frequency Synthesizers

© P.E. Allen - 2003

Page 210-30

Lecture 210 – Clock and Data Recovery Circuits – II (6/26/03)

Summary of 2.5 Gb/s Example

- A method to resolve the conflict between a wide tuning range and low VCO sensitivity is described utilizing a dual-loop topology.
- An LC-based VCO with a segmented capacitor array is used to discretely tune the oscillation frequency.
- A charge pump that reduces drift in the event of no UP or DOWN pump signal is introduced.
- A method is proposed to estimate the closed-loop jitter based on the phase noise of the free-running VCO.

(To be continued)