

DX-Gt: Memory Management and Crossbar Switch Generator for Multiprocessor System-on-a-Chip



Mohamed Shalan*, Eung Shin* and Vincent J. Mooney III+
{shalan, shin, mooney}@ece.gatech.edu

+Assistant Professor, *School of Electrical and Computer Engineering
+Adjunct Assistant Professor, College of Computing
Georgia Institute of Technology
Atlanta, Georgia, USA

SASIMI Workshop, April 3-4, 2003



Agenda

- Introduction & Motivation
- Target Architecture
- The DX-Gt
- Synthesis Results
- SoC Floorplan
- Conclusions



Introduction


- In next five years multiprocessor SoCs will be dominated by designs with four to eight processors and on-chip DRAM of 16Mbytes to 128Mbytes
- As the number of transistors on a single chip increases rapidly, there is a productivity gap between the increasing number of available transistors and the design time.



Introduction

- To reduce the productivity gap, designers use IP cores.
- An IP core should be customized before being used in a system different than the one for which it was designed.
- Either an engineer must spend significant effort altering the core by hand or else an IP generators should be used.

Motivation





Previous Work


- No known previous work in SoCDMMU *generation* or Xbar *generation*
- Previous work exists in memory management approaches similar to SoCDMMU
- Previous work exists in Xbar design




Agenda

- Introduction & Motivation
- Target Architecture
- The DX-Gt
- Synthesis Results
- SoC Floorplan
- Conclusions


Target Architecture



The SoCDMMU




The SoCDMMU



Xbar Switch

- One configuration of target architecture for 4x4 case
- All switches directly interface to SoCDMMU.
- Each switch compares physical addresses from SoCDMMU and judges if addresses belong to the address space of the attached memory block.






Xbar (Continued)

- An $M \times N$ switch consists of N $M \times 1$ switches, where $M = \#$ of PEs and $N = \#$ of memory blocks.
- If an 'address' input belongs to the address space of the attached memory block, 'mem_req' inside a 4×1 switch is asserted.
- 'mem_req' signals ask an arbiter to grant a single bus attached to the corresponding memory block.
- An arbiter handles M requests from M processors and grants one request in round-robin order

Example of Xbar Configuration

- 4x8 Xbar
 - Supports 4 PEs and 8 memory modules.
 - Connects a particular PE signals to a specific memory module by a 4x1 switch according to a physical address from an SoCDMMU.






Agenda

- Introduction & Motivation
- Target Architecture
- The DX-Gt
- Synthesis Results
- SoC Floorplan
- Conclusions

DX-Gt Overview






User Specified Parameters

- **System wide parameters (first two screens)**
 - ✓ The number and type of PEs
 - ✓ The number and size of the global on-chip memory *G_blocks*
 - ✓ The number of memory modules & ports/module
 - ✓ The memory type
 - ✓ The choice of use of SoCDMMU, Xbar, both or none
- **SoCDMMU related parameters (third screen)**
 - ✓ The scheduling scheme to resolve concurrent SoCDMMU requests
 - ✓ Memory *G_blocks* initially assigned to the PEs
- **Xbar related parameters (fourth screen)**
 - ✓ The data bus width of each PE

The SoCDMMU Generation



Customizing the SoCDMMU



■ Verilog Language

- ``define` & ``ifdef`
- not enough, e.g., cannot automatically generate n modules

■ Verilog 2000/2001

- Generate loops (not supported by available tools)
- not enough, e.g., cannot calculate $\log_2(n)$

■ Verilog PreProcessor (VPP)

- ``ifdef`, ``ifndef`, ``if`, ``let`, ``for`, ``while`, ``switch` & ``case`
- `LOG2`, `ROUND`, `CEIL`, `FLOOR`, `EVEN`, `ODD`, `MAX`, `MIN` & `ABS`

Customizing the SoCDMMU


socdmmu.vpp

```
`let n = 128
`let p = 4
`let sch = 1


module SoCDMMU ( . . . . );
.
.
.

`if (sch == 1)
FCFS scheduler( . . . . );
`else
PRIORITY scheduler( . . . . );
`endif

.
.
.
endmodule
```




VPP



socdmmu.v

```
Module SoCDMMU ( . . . . );
.
.
.
FCFS scheduler( . . . . );
.
.
.
endmodule
```

Allocation Unit Optimization



0's Counter

Almost Constant

k Subtractors

$k \times D_s$

SZ_MUX

Almost Constant

1's Selector

$m \times D_1$

MUX

Almost Constant



Allocation Unit Optimization

- Delay over the critical path

$$\text{Delay} = C + k * D_s + m * D_1$$

- Also, we have

$$n = k * m : n \text{ is the no. of G_blocks}$$

- This leads to

$$\text{Delay} = C + k * D_s + (n/k) * D_1$$

- The Delay is minimum when

$$k = \text{SQR}(n * D_1 / D_s) : k \text{ is power of 2}$$



Xbar Generation


- Customized Xbar generated in Verilog at the RTL level.
 - An arbiter is generated by RAG
 - Parameterizable switch blocks are hand-coded beforehand.
 - All submodules are connected by wire names.

Flowchart of DX-Gt

User Input*

- 4 ARM9tdmi processors (N=4)
- Use SoCDMMU & Xbar
- 256 *G_blocks* (n=256)
- 4 Memory Modules (M=4)
- Initial Memory Allocations

*partial list




Flowchart of the DX-Gt

Fetch *.vpp files

Fetch SocDMMU bus wrapper for ARM9tdmi

Fetch the SoCDMMU *.vpp & *.v files

Calculate the k & m parameters that optimize the *Allocation Unit* (k=16, m=16 for TSMC 0.25)



Flowchart of the DX-Gt

AllocationUnit.vpp


```

`let n = 256 //No. of G_blocks
`let p = 4 //No. of processors
`let lbsz = 13 //log2(G_block size)
`let VLOGR = 1 //Verilogger Friendly
`let k = 16 //# of segments
`let m = 16 //Segment width

`let ate = LOG2(p) + LOG2(n) + 2
`let v = 32 - lbsz
`let ln = LOG2(n)
`let lp = LOG2(p)
`let ln1 = ln - 1
`let lp1 = lp - 1
`let ate1 = ate - 1
`let n1 = n - 1
`let p1 = p - 1
`let v1 = v - 1

//Allocation Unit Specific
`let k1 = k-1
`let m1 = m-1
`let lk = LOG2(k)
`let lm = LOG2(m)
.
.
.

```



Flowchart of the DX-Gt

```

socdmmu.vpp
`let n = 128
`let p = 4
`let sch = 1

module SoCDMMU ( . . . . );
.
.
.
`if (sch == 1)
FCFS scheduler( . . . . );
`else
PRIORITY scheduler( . . . . );
`endif
.
.
.
endmodule
    
```




VPP





```

socdmmu.v
Module SoCDMMU ( . . . . );
.
.
.
FCFS scheduler( . . . . );
.
.
.
endmodule
    
```




Flowchart of the DX-Gt





- prev_ indicates that signals come from SoCDMMU.
- mem_ indicates that signals to memory blocks.



Customizing the Xbar



- Verilog Language

- ``define` & ``ifdef`

- not enough, e.g., cannot automatically generate n modules

- Verilog 2000/2001

- Generate loops (not supported by available tools)

- not enough, e.g., cannot calculate $\log_2(n)$

- C Code generates custom Verilog directly



Agenda


- Introduction & Motivation
- Target Architecture
- The DX-Gt
- **Synthesis Results**
- SoC Floorplan
- Conclusions




Synthesis Results

- We synthesized different configurations of the SoCDMMU and the Xbar.
- We use the Synopsys Design Compiler ? with a 0.25 μ m TSMC technology library from LEDA Systems


Mx1 Switch Area




MxN Xbar Area



SoCDMMU Area (w/o memory)



SoCDMMU Area (Memory)





Agenda


- Introduction & Motivation
- Target Architecture
- The DX-Gt
- Synthesis Results
- SoC Floorplan
- Conclusions

SoC Floorplan

Tools/Information Used to Floorplan:

- ARM website (ARM core area)
- Synopsys Design Compiler
- Cadence Silicon Ensemble

- ARM9TDMI Core: 112k transistors
- L1 \$ (128KB: 64KB I\$ + 64KB D\$): ~6.5M* transistors
- SoCDMMU (w/o the memory elements -- Allocation Table and Address Converters): ~28k transistors.
- Allocation Table: ~168k transistors
- Address Converter: ~320k** transistors
- L2 (Global Memory) = ~16M * 8 = ~128M transistors
- For TSMC 0.25u
 - SoCDMMU w/o memory elements: 1.43mm²
 - Xbar : 0.23mm²



* Using dual-port 6T SRAM Cells.

** A custom physical design would a much smaller number.



Agenda

- Introduction & Motivation
- Target Architecture
- The DX-Gt
- Synthesis Results
- SoC Floorplan
- Conclusions




Conclusion

- DX-Gt is a System-on-a-Chip IP generation tool that enables an SoC designer to design a multiprocessor SoC and configure its memory and bus subsystems to meet the design constraints with ease.

Previous Work in Custom Memory Management: Matisse

- Virtual Memory Management Search Space
 - Keeping track of free blocks
 - Choosing a free block
 - Freeing allocated blocks
 - Merging Free Blocks
- Physical Memory Optimization
 - Basic Groups
 - Basic Groups memory assignment
 - Address Optimization



Matisse design Flow

Previous Work:

Matisse vs. SoCDMMU

- Matisse
 - DMM Synthesis (VM & Physical Memory)
 - Application Specific (suitable for special-purpose systems, e.g., an ATM switch)
- SoCDMMU
 - Run-Time DMM
 - General Purpose (not tied to any application or configuration)